Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 18 14:20:05 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file all_timing_summary_routed.rpt -pb all_timing_summary_routed.pb -rpx all_timing_summary_routed.rpx -warn_on_violation
| Design       : all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d4/f1/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.281        0.000                      0                  121        0.248        0.000                      0                  121        4.020        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.281        0.000                      0                  121        0.248        0.000                      0                  121        4.020        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 d4/f1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/f1/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 2.451ns (53.763%)  route 2.108ns (46.237%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    d4/f1/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  d4/f1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  d4/f1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.699     6.480    d4/f1/cnt_reg_n_0_[2]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.154 r  d4/f1/cnt_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    d4/f1/cnt_reg[4]_i_2__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  d4/f1/cnt_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    d4/f1/cnt_reg[8]_i_2__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  d4/f1/cnt_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    d4/f1/cnt_reg[12]_i_2__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  d4/f1/cnt_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    d4/f1/cnt_reg[16]_i_2__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  d4/f1/cnt_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.610    d4/f1/cnt_reg[20]_i_2__0_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  d4/f1/cnt_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    d4/f1/cnt_reg[24]_i_2__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  d4/f1/cnt_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.838    d4/f1/cnt_reg[28]_i_2__0_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  d4/f1/cnt_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.827     8.999    d4/f1/cnt_reg[31]_i_6_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.303     9.302 r  d4/f1/cnt[30]_i_1__0/O
                         net (fo=1, routed)           0.582     9.884    d4/f1/cnt[30]
    SLICE_X3Y95          FDCE                                         r  d4/f1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.605    15.028    d4/f1/clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  d4/f1/cnt_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)       -0.103    15.164    d4/f1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 fd/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/t_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.828ns (18.467%)  route 3.656ns (81.533%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    fd/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  fd/cnt_reg[31]/Q
                         net (fo=2, routed)           1.133     6.916    fd/cnt[31]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     7.040 f  fd/cnt[31]_i_11/O
                         net (fo=1, routed)           0.940     7.980    fd/cnt[31]_i_11_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.124     8.104 f  fd/cnt[31]_i_5/O
                         net (fo=33, routed)          1.108     9.212    fd/cnt[31]_i_5_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.336 r  fd/t_reg_srl2_i_1/O
                         net (fo=1, routed)           0.474     9.810    s1/s_reg_0
    SLICE_X6Y95          SRL16E                                       r  s1/t_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.603    15.026    s1/clk_IBUF_BUFG
    SLICE_X6Y95          SRL16E                                       r  s1/t_reg_srl2/CLK
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    15.222    s1/t_reg_srl2
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 fd/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.677%)  route 3.380ns (80.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    fd/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  fd/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  fd/cnt_reg[23]/Q
                         net (fo=2, routed)           0.823     6.606    fd/cnt[23]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.730 f  fd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.300     7.029    fd/cnt[31]_i_6_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.153 f  fd/cnt[31]_i_3/O
                         net (fo=33, routed)          2.257     9.411    fd/cnt[31]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.535 r  fd/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.535    fd/cnt_0[4]
    SLICE_X4Y88          FDRE                                         r  fd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.600    15.023    fd/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  fd/cnt_reg[4]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    15.292    fd/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 fd/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.862%)  route 3.341ns (80.138%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    fd/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  fd/cnt_reg[31]/Q
                         net (fo=2, routed)           1.133     6.916    fd/cnt[31]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     7.040 f  fd/cnt[31]_i_11/O
                         net (fo=1, routed)           0.940     7.980    fd/cnt[31]_i_11_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.124     8.104 f  fd/cnt[31]_i_5/O
                         net (fo=33, routed)          1.267     9.372    fd/cnt[31]_i_5_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  fd/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.496    fd/cnt_0[24]
    SLICE_X5Y93          FDRE                                         r  fd/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.603    15.026    fd/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  fd/cnt_reg[24]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.031    15.297    fd/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 fd/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.828ns (19.871%)  route 3.339ns (80.129%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    fd/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  fd/cnt_reg[31]/Q
                         net (fo=2, routed)           1.133     6.916    fd/cnt[31]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     7.040 f  fd/cnt[31]_i_11/O
                         net (fo=1, routed)           0.940     7.980    fd/cnt[31]_i_11_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.124     8.104 f  fd/cnt[31]_i_5/O
                         net (fo=33, routed)          1.265     9.370    fd/cnt[31]_i_5_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     9.494 r  fd/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.494    fd/cnt_0[23]
    SLICE_X5Y93          FDRE                                         r  fd/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.603    15.026    fd/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  fd/cnt_reg[23]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.029    15.295    fd/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 d4/f1/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/f1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.957%)  route 3.321ns (80.043%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    d4/f1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  d4/f1/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  d4/f1/cnt_reg[28]/Q
                         net (fo=2, routed)           0.818     6.601    d4/f1/cnt_reg_n_0_[28]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.725 r  d4/f1/cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.162     6.887    d4/f1/cnt[31]_i_8__0_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.011 r  d4/f1/cnt[31]_i_3__0/O
                         net (fo=32, routed)          2.341     9.352    d4/f1/cnt[31]_i_3__0_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.476 r  d4/f1/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.476    d4/f1/cnt[4]
    SLICE_X1Y88          FDCE                                         r  d4/f1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    d4/f1/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  d4/f1/cnt_reg[4]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.032    15.280    d4/f1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 d4/f1/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/f1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.967%)  route 3.319ns (80.033%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.724     5.327    d4/f1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  d4/f1/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  d4/f1/cnt_reg[28]/Q
                         net (fo=2, routed)           0.818     6.601    d4/f1/cnt_reg_n_0_[28]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.725 r  d4/f1/cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.162     6.887    d4/f1/cnt[31]_i_8__0_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.011 r  d4/f1/cnt[31]_i_3__0/O
                         net (fo=32, routed)          2.339     9.350    d4/f1/cnt[31]_i_3__0_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.474 r  d4/f1/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.474    d4/f1/cnt[3]
    SLICE_X1Y88          FDCE                                         r  d4/f1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    d4/f1/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  d4/f1/cnt_reg[3]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.031    15.279    d4/f1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 fd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.894%)  route 3.334ns (80.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.723     5.326    fd/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  fd/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fd/cnt_reg[13]/Q
                         net (fo=2, routed)           0.827     6.608    fd/cnt[13]
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  fd/cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.365    fd/cnt[31]_i_7_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.489 f  fd/cnt[31]_i_4/O
                         net (fo=33, routed)          1.875     9.364    fd/cnt[31]_i_4_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  fd/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.488    fd/cnt_0[20]
    SLICE_X2Y92          FDRE                                         r  fd/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.604    15.027    fd/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  fd/cnt_reg[20]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.079    15.329    fd/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 fd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.828ns (20.174%)  route 3.276ns (79.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.723     5.326    fd/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  fd/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fd/cnt_reg[13]/Q
                         net (fo=2, routed)           0.827     6.608    fd/cnt[13]
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  fd/cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.365    fd/cnt[31]_i_7_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.489 f  fd/cnt[31]_i_4/O
                         net (fo=33, routed)          1.817     9.306    fd/cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124     9.430 r  fd/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.430    fd/cnt_0[30]
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.603    15.026    fd/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[30]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    15.297    fd/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 fd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.201%)  route 3.271ns (79.799%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.723     5.326    fd/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  fd/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  fd/cnt_reg[13]/Q
                         net (fo=2, routed)           0.827     6.608    fd/cnt[13]
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.732 f  fd/cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.365    fd/cnt[31]_i_7_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.489 f  fd/cnt[31]_i_4/O
                         net (fo=33, routed)          1.812     9.301    fd/cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124     9.425 r  fd/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.425    fd/cnt_0[31]
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.603    15.026    fd/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fd/cnt_reg[31]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.032    15.298    fd/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    fd/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  fd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  fd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.160     1.846    fd/cnt[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  fd/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    fd/cnt_0[0]
    SLICE_X2Y88          FDRE                                         r  fd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.875     2.040    fd/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  fd/cnt_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.642    fd/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c3/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.604     1.523    c3/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  c3/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    c3/cnt_reg_n_0_[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  c3/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.893    c3/cnt_reg[0]_i_2_n_4
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    c3/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    c3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 c3/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.604     1.523    c3/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  c3/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  c3/cnt_reg[4]/Q
                         net (fo=3, routed)           0.115     1.779    c3/p_2_in[0]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  c3/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.894    c3/cnt_reg[4]_i_1__0_n_7
    SLICE_X1Y95          FDRE                                         r  c3/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    c3/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  c3/cnt_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    c3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 c3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.604     1.523    c3/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  c3/cnt_reg[2]/Q
                         net (fo=2, routed)           0.122     1.786    c3/cnt_reg_n_0_[2]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  c3/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.897    c3/cnt_reg[0]_i_2_n_5
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    c3/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  c3/cnt_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    c3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/c2/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.250ns (59.262%)  route 0.172ns (40.738%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  d1/FSM_sequential_cs_reg[0]/Q
                         net (fo=57, routed)          0.172     1.834    d1/c2/Q[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  d1/c2/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.879    d1/c2/cnt[8]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  d1/c2/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    d1/c2/cnt_reg[8]_i_1_n_4
    SLICE_X6Y92          FDRE                                         r  d1/c2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.873     2.038    d1/c2/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  d1/c2/cnt_reg[11]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.671    d1/c2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.108%)  route 0.209ns (47.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  d1/FSM_sequential_cs_reg[1]/Q
                         net (fo=35, routed)          0.209     1.858    fd/Q[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.099     1.957 r  fd/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     1.957    fd/cnt_0[28]
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    fd/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[28]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     1.683    fd/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.122%)  route 0.209ns (47.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  d1/FSM_sequential_cs_reg[1]/Q
                         net (fo=35, routed)          0.209     1.858    fd/Q[1]
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.099     1.957 r  fd/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.957    fd/cnt_0[20]
    SLICE_X2Y92          FDRE                                         r  fd/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.876     2.041    fd/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  fd/cnt_reg[20]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.682    fd/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/c2/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.079%)  route 0.174ns (40.921%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  d1/FSM_sequential_cs_reg[0]/Q
                         net (fo=57, routed)          0.174     1.836    d1/c2/Q[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  d1/c2/cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.881    d1/c2/cnt[8]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.946 r  d1/c2/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    d1/c2/cnt_reg[8]_i_1_n_5
    SLICE_X6Y92          FDRE                                         r  d1/c2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.873     2.038    d1/c2/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  d1/c2/cnt_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.671    d1/c2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.870%)  route 0.211ns (48.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  d1/FSM_sequential_cs_reg[1]/Q
                         net (fo=35, routed)          0.211     1.860    fd/Q[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.099     1.959 r  fd/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.959    fd/cnt_0[22]
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    fd/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[22]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     1.683    fd/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.870%)  route 0.211ns (48.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    d1/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  d1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  d1/FSM_sequential_cs_reg[1]/Q
                         net (fo=35, routed)          0.211     1.860    fd/Q[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.099     1.959 r  fd/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     1.959    fd/cnt_0[25]
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.042    fd/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fd/cnt_reg[25]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     1.683    fd/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y94     c3/cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     c3/cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     c3/cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y97     c3/cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y97     c3/cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y97     c3/cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y94     c3/cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y94     c3/cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y94     c3/cnt_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y95     s1/t_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y95     s1/t_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y96     c3/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y96     c3/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y95     c3/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y95     c3/cnt_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y95     s1/t_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y95     s1/t_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y96     c3/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y96     c3/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y97     c3/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y97     c3/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y97     c3/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y94     c3/cnt_reg[2]/C



