#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 26 17:50:40 2018
# Process ID: 4804
# Current directory: S:/4-19-21/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13600 S:\4-19-21\project\newfolder_sys.xpr
# Log file: S:/4-19-21/project/vivado.log
# Journal file: S:/4-19-21/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/4-19-21/project/newfolder_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/4-19-21/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 903.164 ; gain = 137.938
update_compile_order -fileset sources_1
open_bd_design {S:/4-19-21/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_0
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_1
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_2
Adding cell -- rit.edu:user:motor_axi:1.2 - motor_axi_0
Adding cell -- xilinx.com:user:imu_wrapper:1.0 - imu_wrapper_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_1
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_2
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_3
Adding cell -- rit.edu:user:led_axi:1.1 - led_axi_0
Adding cell -- rit.edu:user:led_error:3.0 - led_error_0
Adding cell -- rit.edu:user:led_error:3.0 - led_error_1
Adding cell -- rit.edu:user:led_error:3.0 - led_error_2
Adding cell -- rit.edu:user:pwm_generator:4.0 - pwm_generator_0
Adding cell -- rit.edu:user:pwm_generator:4.0 - pwm_generator_1
Adding cell -- rit.edu:user:pwm_generator:4.0 - pwm_generator_2
Adding cell -- rit.edu:user:pwm_generator:4.0 - pwm_generator_3
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <S:/4-19-21/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 954.422 ; gain = 39.313
ipx::edit_ip_in_project -upgrade true -name pwm_generator_v4_0_project -directory S:/4-19-21/project/newfolder_sys.tmp/pwm_generator_v4_0_project s:/4-19-21/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/4-19-21/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
