# This is a sample makefile for a C program
# Declare variable to store compiler flags
CFLAGS = -g -Wall -Werror
# Declare variable to store source files
SRCS = main.c helper.c
# Declare variable to store executable name
EXEC = program
# Declare variable to store object files
OBJS = main.o helper.o
# Declare dependency rule for the executable
$(EXEC): $(OBJS)
	# Compile the executable using the compiler and object files
	gcc $(OBJS) -o $(EXEC)
# Declare dependency rules for each object file
main.o: main.c helper.h
	# Compile the main.o file using the compiler and source file
	gcc $(CFLAGS) -c main.c
helper.o: helper.c helper.h
	# Compile the helper.o file using the compiler and source file
	gcc $(CFLAGS) -c helper.c
# Declare clean rule to remove all generated files
.PHONY: clean
clean:
	# Remove all object and executable files
	rm -f $(OBJS) $(EXEC)