<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 4828.984 ; gain = 2208.898&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:26:04.636-0400" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.492 ; gain = 588.469&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2923.102 ; gain = 973.078&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2923.887 ; gain = 973.863&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2934.297 ; gain = 984.273&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2950.059 ; gain = 958.473&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.059 ; gain = 1000.035&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:24:36.398-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xcu250-figd2104-2L-e -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:24:00.286-0400" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Mon May  6 01:17:43 2024] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Mon May  6 01:17:43 2024] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Mon May  6 01:17:43 2024] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2023.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;&#xD;&#xA;create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 621.570 ; gain = 220.633&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:24:00.271-0400" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 915.664 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-05-06 01:17:42 -0400&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:43.097-0400" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;C:\Vitis_Libraries\quantitative_finance\L1\tests\pca\Principal_Component_Analysis.prj\sol\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/Principal_Component_Analysis.prj/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:41.089-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_sitodp_32ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:17.662-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dsub_64ns_64ns_64_6_no_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:17.656-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:15.665-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dmul_64ns_64ns_64_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:15.659-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:15.651-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:13.678-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:13.671-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:13.657-0400" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dut_dadd_64ns_64ns_64_6_no_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:17:13.649-0400" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 7423.516 ; gain = 513.504&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:11:16.541-0400" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:09:22.197-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q1[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q1[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.717-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q0[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q0[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.712-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q0[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q0[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.707-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q1[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q1[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.702-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.697-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.692-0400" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_r_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_r_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="Principal_Component_Analysis.prj" solutionName="sol" date="2024-05-06T01:05:55.687-0400" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
