Analysis & Elaboration report for Lab4
Thu Oct 17 08:31:27 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "VGAController:DUT|Comparator:maxscreenv_comparator"
  6. Port Connectivity Checks: "VGAController:DUT|Comparator:vmin_comparator"
  7. Port Connectivity Checks: "VGAController:DUT|Comparator:maxscreenh_comparator"
  8. Port Connectivity Checks: "VGAController:DUT|Comparator:hmin_comparator"
  9. Port Connectivity Checks: "VGAController:DUT"
 10. Analysis & Elaboration Messages
 11. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Oct 17 08:31:27 2019       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; Lab4                                        ;
; Top-level Entity Name         ; VGAControllerTest                           ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGAControllerTest  ; Lab4               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:DUT|Comparator:maxscreenv_comparator" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; signal2[3..2] ; Input  ; Info     ; Stuck at VCC                               ;
; signal2[8..4] ; Input  ; Info     ; Stuck at GND                               ;
; signal2[9]    ; Input  ; Info     ; Stuck at VCC                               ;
; signal2[1]    ; Input  ; Info     ; Stuck at GND                               ;
; signal2[0]    ; Input  ; Info     ; Stuck at VCC                               ;
; lower         ; Output ; Info     ; Explicitly unconnected                     ;
; greater       ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:DUT|Comparator:vmin_comparator" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; signal2[1..0] ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[8..4] ; Input  ; Info     ; Stuck at GND                         ;
; signal2[9]    ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[3]    ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[2]    ; Input  ; Info     ; Stuck at GND                         ;
; lower         ; Output ; Info     ; Explicitly unconnected               ;
; equal         ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:DUT|Comparator:maxscreenh_comparator" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; signal2[9..8] ; Input  ; Info     ; Stuck at VCC                               ;
; signal2[4..3] ; Input  ; Info     ; Stuck at VCC                               ;
; signal2[7..5] ; Input  ; Info     ; Stuck at GND                               ;
; signal2[2..1] ; Input  ; Info     ; Stuck at GND                               ;
; signal2[0]    ; Input  ; Info     ; Stuck at VCC                               ;
; lower         ; Output ; Info     ; Explicitly unconnected                     ;
; greater       ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:DUT|Comparator:hmin_comparator" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; signal2[5..3] ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[9]    ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[8]    ; Input  ; Info     ; Stuck at GND                         ;
; signal2[7]    ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[6]    ; Input  ; Info     ; Stuck at GND                         ;
; signal2[2]    ; Input  ; Info     ; Stuck at GND                         ;
; signal2[1]    ; Input  ; Info     ; Stuck at VCC                         ;
; signal2[0]    ; Input  ; Info     ; Stuck at GND                         ;
; lower         ; Output ; Info     ; Explicitly unconnected               ;
; equal         ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:DUT"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; h_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; posx    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; posy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 17 08:31:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgacontrollertest.sv
    Info (12023): Found entity 1: VGAControllerTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAControllerTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file countertest.sv
    Info (12023): Found entity 1: CounterTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/CounterTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file linesprinter.sv
    Info (12023): Found entity 1: LinesPrinter File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/LinesPrinter.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file spriteprinter.sv
    Info (12023): Found entity 1: SpritePrinter File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: Comparator File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/Comparator.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file romsprite1.v
    Info (12023): Found entity 1: ROMSprite1 File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ROMSprite1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file colordecoder.sv
    Info (12023): Found entity 1: ColorDecoder File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ColorDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressgenerator.sv
    Info (12023): Found entity 1: AddressGenerator File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/AddressGenerator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file visiblelogic.sv
    Info (12023): Found entity 1: VisibleLogic File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VisibleLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: VGAController File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.sv
    Info (12023): Found entity 1: ClockDivider File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ClockDivider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdividertest.sv
    Info (12023): Found entity 1: ClockDividerTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ClockDividerTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: Counter File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoe.sv
    Info (12023): Found entity 1: TicTacToe File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/TicTacToe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoetest.sv
    Info (12023): Found entity 1: TicTacToeTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/TicTacToeTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgbdecoder.sv
    Info (12023): Found entity 1: RGBDecoder File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/RGBDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgbdecodertest.sv
    Info (12023): Found entity 1: RGBDecoderTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/RGBDecoderTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriteprinter2.sv
    Info (12023): Found entity 1: SpritePrinter2 File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter2.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file colordecoder2.sv
    Info (12023): Found entity 1: ColorDecoder2 File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ColorDecoder2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spritedecoder.sv
    Info (12023): Found entity 1: SpriteDecoder File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spritedecodertest.sv
    Info (12023): Found entity 1: SpriteDecoderTest File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file romsprite2.v
    Info (12023): Found entity 1: ROMSprite2 File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ROMSprite2.v Line: 39
Info (12127): Elaborating entity "VGAControllerTest" for the top level hierarchy
Warning (10755): Verilog HDL warning at VGAControllerTest.sv(14): assignments to clk create a combinational loop File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAControllerTest.sv Line: 14
Info (12128): Elaborating entity "VGAController" for hierarchy "VGAController:DUT" File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAControllerTest.sv Line: 6
Warning (10036): Verilog HDL or VHDL warning at VGAController.sv(11): object "H_SCR" assigned a value but never read File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv Line: 11
Warning (10036): Verilog HDL or VHDL warning at VGAController.sv(19): object "V_SCR" assigned a value but never read File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv Line: 19
Info (12128): Elaborating entity "Counter" for hierarchy "VGAController:DUT|Counter:h_counter" File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv Line: 26
Info (12128): Elaborating entity "Comparator" for hierarchy "VGAController:DUT|Comparator:hmin_comparator" File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv Line: 36
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAControllerTest.sv Line: 3
Warning (20013): Ignored 7 assignments for entity "ROMSprite2.qip" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Blast FPGA" -entity ROMSprite2.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE blast.lmf -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ROMSprite2.qip -section_id eda_design_synthesis was ignored
Info (144001): Generated suppressed messages file D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/output_files/Lab4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Thu Oct 17 08:31:27 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:29


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Work Files/Quartus Files/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/output_files/Lab4.map.smsg.


