
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094b4  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000724  0800970c  0800970c  0000a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e30  08009e30  0000b02c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e30  08009e30  0000ae30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e38  08009e38  0000b02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e38  08009e38  0000ae38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e3c  08009e3c  0000ae3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08009e40  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062e0  20000030  08009e6c  0000b030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  20006310  08009e6c  0000b310  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b02c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154f0  00000000  00000000  0000b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000323c  00000000  00000000  00020552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00023790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b49  00000000  00000000  00024638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f93  00000000  00000000  00025181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015001  00000000  00000000  00046114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3856  00000000  00000000  0005b115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e96b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b38  00000000  00000000  0011e9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001224e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	080096f4 	.word	0x080096f4

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	080096f4 	.word	0x080096f4

08000298 <strcmp>:
 8000298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a0:	2a01      	cmp	r2, #1
 80002a2:	bf28      	it	cs
 80002a4:	429a      	cmpcs	r2, r3
 80002a6:	d0f7      	beq.n	8000298 <strcmp>
 80002a8:	1ad0      	subs	r0, r2, r3
 80002aa:	4770      	bx	lr

080002ac <strlen>:
 80002ac:	4603      	mov	r3, r0
 80002ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d1fb      	bne.n	80002ae <strlen+0x2>
 80002b6:	1a18      	subs	r0, r3, r0
 80002b8:	3801      	subs	r0, #1
 80002ba:	4770      	bx	lr

080002bc <__aeabi_uldivmod>:
 80002bc:	b953      	cbnz	r3, 80002d4 <__aeabi_uldivmod+0x18>
 80002be:	b94a      	cbnz	r2, 80002d4 <__aeabi_uldivmod+0x18>
 80002c0:	2900      	cmp	r1, #0
 80002c2:	bf08      	it	eq
 80002c4:	2800      	cmpeq	r0, #0
 80002c6:	bf1c      	itt	ne
 80002c8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002cc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d0:	f000 b9b0 	b.w	8000634 <__aeabi_idiv0>
 80002d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002dc:	f000 f806 	bl	80002ec <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4770      	bx	lr

080002ec <__udivmoddi4>:
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002f0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002f2:	4688      	mov	r8, r1
 80002f4:	4604      	mov	r4, r0
 80002f6:	468e      	mov	lr, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14a      	bne.n	8000392 <__udivmoddi4+0xa6>
 80002fc:	428a      	cmp	r2, r1
 80002fe:	4617      	mov	r7, r2
 8000300:	d95f      	bls.n	80003c2 <__udivmoddi4+0xd6>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	b14e      	cbz	r6, 800031c <__udivmoddi4+0x30>
 8000308:	f1c6 0320 	rsb	r3, r6, #32
 800030c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000310:	40b7      	lsls	r7, r6
 8000312:	40b4      	lsls	r4, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	ea43 0e0e 	orr.w	lr, r3, lr
 800031c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000320:	fa1f fc87 	uxth.w	ip, r7
 8000324:	0c23      	lsrs	r3, r4, #16
 8000326:	fbbe f1f8 	udiv	r1, lr, r8
 800032a:	fb08 ee11 	mls	lr, r8, r1, lr
 800032e:	fb01 f20c 	mul.w	r2, r1, ip
 8000332:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x5e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x5c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 8154 	bhi.w	80005f0 <__udivmoddi4+0x304>
 8000348:	4601      	mov	r1, r0
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000352:	fb08 3310 	mls	r3, r8, r0, r3
 8000356:	fb00 fc0c 	mul.w	ip, r0, ip
 800035a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800035e:	4594      	cmp	ip, r2
 8000360:	d90b      	bls.n	800037a <__udivmoddi4+0x8e>
 8000362:	18ba      	adds	r2, r7, r2
 8000364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000368:	bf2c      	ite	cs
 800036a:	2401      	movcs	r4, #1
 800036c:	2400      	movcc	r4, #0
 800036e:	4594      	cmp	ip, r2
 8000370:	d902      	bls.n	8000378 <__udivmoddi4+0x8c>
 8000372:	2c00      	cmp	r4, #0
 8000374:	f000 813f 	beq.w	80005f6 <__udivmoddi4+0x30a>
 8000378:	4618      	mov	r0, r3
 800037a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800037e:	eba2 020c 	sub.w	r2, r2, ip
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa2>
 8000386:	40f2      	lsrs	r2, r6
 8000388:	2300      	movs	r3, #0
 800038a:	e9c5 2300 	strd	r2, r3, [r5]
 800038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xb6>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb0>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa2>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d14e      	bne.n	8000448 <__udivmoddi4+0x15c>
 80003aa:	4543      	cmp	r3, r8
 80003ac:	f0c0 8112 	bcc.w	80005d4 <__udivmoddi4+0x2e8>
 80003b0:	4282      	cmp	r2, r0
 80003b2:	f240 810f 	bls.w	80005d4 <__udivmoddi4+0x2e8>
 80003b6:	4608      	mov	r0, r1
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d0e8      	beq.n	800038e <__udivmoddi4+0xa2>
 80003bc:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c0:	e7e5      	b.n	800038e <__udivmoddi4+0xa2>
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	f000 80ac 	beq.w	8000520 <__udivmoddi4+0x234>
 80003c8:	fab2 f682 	clz	r6, r2
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	f040 80bb 	bne.w	8000548 <__udivmoddi4+0x25c>
 80003d2:	1a8b      	subs	r3, r1, r2
 80003d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003d8:	b2bc      	uxth	r4, r7
 80003da:	2101      	movs	r1, #1
 80003dc:	0c02      	lsrs	r2, r0, #16
 80003de:	b280      	uxth	r0, r0
 80003e0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003ec:	fb04 f20c 	mul.w	r2, r4, ip
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d90e      	bls.n	8000412 <__udivmoddi4+0x126>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	f04f 0901 	movcs.w	r9, #1
 8000400:	f04f 0900 	movcc.w	r9, #0
 8000404:	429a      	cmp	r2, r3
 8000406:	d903      	bls.n	8000410 <__udivmoddi4+0x124>
 8000408:	f1b9 0f00 	cmp.w	r9, #0
 800040c:	f000 80ec 	beq.w	80005e8 <__udivmoddi4+0x2fc>
 8000410:	46c4      	mov	ip, r8
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	fbb3 f8fe 	udiv	r8, r3, lr
 8000418:	fb0e 3318 	mls	r3, lr, r8, r3
 800041c:	fb04 f408 	mul.w	r4, r4, r8
 8000420:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000424:	4294      	cmp	r4, r2
 8000426:	d90b      	bls.n	8000440 <__udivmoddi4+0x154>
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800042e:	bf2c      	ite	cs
 8000430:	2001      	movcs	r0, #1
 8000432:	2000      	movcc	r0, #0
 8000434:	4294      	cmp	r4, r2
 8000436:	d902      	bls.n	800043e <__udivmoddi4+0x152>
 8000438:	2800      	cmp	r0, #0
 800043a:	f000 80d1 	beq.w	80005e0 <__udivmoddi4+0x2f4>
 800043e:	4698      	mov	r8, r3
 8000440:	1b12      	subs	r2, r2, r4
 8000442:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000446:	e79d      	b.n	8000384 <__udivmoddi4+0x98>
 8000448:	f1c1 0620 	rsb	r6, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa08 f401 	lsl.w	r4, r8, r1
 8000452:	fa00 f901 	lsl.w	r9, r0, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	fa28 f806 	lsr.w	r8, r8, r6
 800045e:	408a      	lsls	r2, r1
 8000460:	431f      	orrs	r7, r3
 8000462:	fa20 f306 	lsr.w	r3, r0, r6
 8000466:	0c38      	lsrs	r0, r7, #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa1f fc87 	uxth.w	ip, r7
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fbb8 fef0 	udiv	lr, r8, r0
 8000474:	fb00 881e 	mls	r8, r0, lr, r8
 8000478:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800047c:	fb0e f80c 	mul.w	r8, lr, ip
 8000480:	45a0      	cmp	r8, r4
 8000482:	d90e      	bls.n	80004a2 <__udivmoddi4+0x1b6>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800048a:	bf2c      	ite	cs
 800048c:	f04f 0b01 	movcs.w	fp, #1
 8000490:	f04f 0b00 	movcc.w	fp, #0
 8000494:	45a0      	cmp	r8, r4
 8000496:	d903      	bls.n	80004a0 <__udivmoddi4+0x1b4>
 8000498:	f1bb 0f00 	cmp.w	fp, #0
 800049c:	f000 80b8 	beq.w	8000610 <__udivmoddi4+0x324>
 80004a0:	46d6      	mov	lr, sl
 80004a2:	eba4 0408 	sub.w	r4, r4, r8
 80004a6:	fa1f f883 	uxth.w	r8, r3
 80004aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ae:	fb00 4413 	mls	r4, r0, r3, r4
 80004b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d90e      	bls.n	80004dc <__udivmoddi4+0x1f0>
 80004be:	193c      	adds	r4, r7, r4
 80004c0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004c4:	bf2c      	ite	cs
 80004c6:	f04f 0801 	movcs.w	r8, #1
 80004ca:	f04f 0800 	movcc.w	r8, #0
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d903      	bls.n	80004da <__udivmoddi4+0x1ee>
 80004d2:	f1b8 0f00 	cmp.w	r8, #0
 80004d6:	f000 809f 	beq.w	8000618 <__udivmoddi4+0x32c>
 80004da:	4603      	mov	r3, r0
 80004dc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e0:	eba4 040c 	sub.w	r4, r4, ip
 80004e4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e8:	4564      	cmp	r4, ip
 80004ea:	4673      	mov	r3, lr
 80004ec:	46e0      	mov	r8, ip
 80004ee:	d302      	bcc.n	80004f6 <__udivmoddi4+0x20a>
 80004f0:	d107      	bne.n	8000502 <__udivmoddi4+0x216>
 80004f2:	45f1      	cmp	r9, lr
 80004f4:	d205      	bcs.n	8000502 <__udivmoddi4+0x216>
 80004f6:	ebbe 0302 	subs.w	r3, lr, r2
 80004fa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fe:	3801      	subs	r0, #1
 8000500:	46e0      	mov	r8, ip
 8000502:	b15d      	cbz	r5, 800051c <__udivmoddi4+0x230>
 8000504:	ebb9 0203 	subs.w	r2, r9, r3
 8000508:	eb64 0408 	sbc.w	r4, r4, r8
 800050c:	fa04 f606 	lsl.w	r6, r4, r6
 8000510:	fa22 f301 	lsr.w	r3, r2, r1
 8000514:	40cc      	lsrs	r4, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e736      	b.n	800038e <__udivmoddi4+0xa2>
 8000520:	fbb1 fcf2 	udiv	ip, r1, r2
 8000524:	0c01      	lsrs	r1, r0, #16
 8000526:	4614      	mov	r4, r2
 8000528:	b280      	uxth	r0, r0
 800052a:	4696      	mov	lr, r2
 800052c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000530:	2620      	movs	r6, #32
 8000532:	4690      	mov	r8, r2
 8000534:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000538:	4610      	mov	r0, r2
 800053a:	fbb1 f1f2 	udiv	r1, r1, r2
 800053e:	eba3 0308 	sub.w	r3, r3, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e74b      	b.n	80003e0 <__udivmoddi4+0xf4>
 8000548:	40b7      	lsls	r7, r6
 800054a:	f1c6 0320 	rsb	r3, r6, #32
 800054e:	fa01 f206 	lsl.w	r2, r1, r6
 8000552:	fa21 f803 	lsr.w	r8, r1, r3
 8000556:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800055a:	fa20 f303 	lsr.w	r3, r0, r3
 800055e:	b2bc      	uxth	r4, r7
 8000560:	40b0      	lsls	r0, r6
 8000562:	4313      	orrs	r3, r2
 8000564:	0c02      	lsrs	r2, r0, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	b280      	uxth	r0, r0
 800056a:	fbb8 f9fe 	udiv	r9, r8, lr
 800056e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000572:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	4588      	cmp	r8, r1
 800057c:	d951      	bls.n	8000622 <__udivmoddi4+0x336>
 800057e:	1879      	adds	r1, r7, r1
 8000580:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4588      	cmp	r8, r1
 8000590:	d902      	bls.n	8000598 <__udivmoddi4+0x2ac>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d031      	beq.n	80005fc <__udivmoddi4+0x310>
 8000598:	eba1 0108 	sub.w	r1, r1, r8
 800059c:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a0:	fb09 f804 	mul.w	r8, r9, r4
 80005a4:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d235      	bcs.n	800061e <__udivmoddi4+0x332>
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b8:	bf2c      	ite	cs
 80005ba:	f04f 0a01 	movcs.w	sl, #1
 80005be:	f04f 0a00 	movcc.w	sl, #0
 80005c2:	4543      	cmp	r3, r8
 80005c4:	d2bb      	bcs.n	800053e <__udivmoddi4+0x252>
 80005c6:	f1ba 0f00 	cmp.w	sl, #0
 80005ca:	d1b8      	bne.n	800053e <__udivmoddi4+0x252>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e7b4      	b.n	800053e <__udivmoddi4+0x252>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb68 0203 	sbc.w	r2, r8, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4696      	mov	lr, r2
 80005de:	e6eb      	b.n	80003b8 <__udivmoddi4+0xcc>
 80005e0:	443a      	add	r2, r7
 80005e2:	f1a8 0802 	sub.w	r8, r8, #2
 80005e6:	e72b      	b.n	8000440 <__udivmoddi4+0x154>
 80005e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ec:	443b      	add	r3, r7
 80005ee:	e710      	b.n	8000412 <__udivmoddi4+0x126>
 80005f0:	3902      	subs	r1, #2
 80005f2:	443b      	add	r3, r7
 80005f4:	e6a9      	b.n	800034a <__udivmoddi4+0x5e>
 80005f6:	443a      	add	r2, r7
 80005f8:	3802      	subs	r0, #2
 80005fa:	e6be      	b.n	800037a <__udivmoddi4+0x8e>
 80005fc:	eba7 0808 	sub.w	r8, r7, r8
 8000600:	f1a9 0c02 	sub.w	ip, r9, #2
 8000604:	4441      	add	r1, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c9      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000610:	f1ae 0e02 	sub.w	lr, lr, #2
 8000614:	443c      	add	r4, r7
 8000616:	e744      	b.n	80004a2 <__udivmoddi4+0x1b6>
 8000618:	3b02      	subs	r3, #2
 800061a:	443c      	add	r4, r7
 800061c:	e75e      	b.n	80004dc <__udivmoddi4+0x1f0>
 800061e:	4649      	mov	r1, r9
 8000620:	e78d      	b.n	800053e <__udivmoddi4+0x252>
 8000622:	eba1 0108 	sub.w	r1, r1, r8
 8000626:	46cc      	mov	ip, r9
 8000628:	fbb1 f9fe 	udiv	r9, r1, lr
 800062c:	fb09 f804 	mul.w	r8, r9, r4
 8000630:	e7b8      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000632:	bf00      	nop

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000644:	4a0f      	ldr	r2, [pc, #60]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800064e:	4b0d      	ldr	r3, [pc, #52]	@ (8000684 <MX_GPDMA1_Init+0x4c>)
 8000650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000654:	f003 0301 	and.w	r3, r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	201b      	movs	r0, #27
 8000662:	f000 fe47 	bl	80012f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8000666:	201b      	movs	r0, #27
 8000668:	f000 fe5e 	bl	8001328 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 800066c:	2200      	movs	r2, #0
 800066e:	2100      	movs	r1, #0
 8000670:	201c      	movs	r0, #28
 8000672:	f000 fe3f 	bl	80012f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8000676:	201c      	movs	r0, #28
 8000678:	f000 fe56 	bl	8001328 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	44020c00 	.word	0x44020c00

08000688 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <MX_GPIO_Init+0x50>)
 8000690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000694:	4a10      	ldr	r2, [pc, #64]	@ (80006d8 <MX_GPIO_Init+0x50>)
 8000696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b2:	4a09      	ldr	r2, [pc, #36]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006bc:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <MX_GPIO_Init+0x50>)
 80006be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]

}
 80006ca:	bf00      	nop
 80006cc:	370c      	adds	r7, #12
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	44020c00 	.word	0x44020c00

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e0:	f000 fc06 	bl	8000ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e4:	f000 f852 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e8:	f7ff ffce 	bl	8000688 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80006ec:	f7ff ffa4 	bl	8000638 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 80006f0:	f000 f9fa 	bl	8000ae8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006f4:	f007 ff23 	bl	800853e <IAP_Init>
  IAP_WriteFlag(INIT_FLAG_DATA);
 80006f8:	2000      	movs	r0, #0
 80006fa:	f007 fefd 	bl	80084f8 <IAP_WriteFlag>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(IAP_ReadFlag())
 80006fe:	f007 ff0d 	bl	800851c <IAP_ReadFlag>
 8000702:	4603      	mov	r3, r0
 8000704:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000708:	4293      	cmp	r3, r2
 800070a:	d025      	beq.n	8000758 <main+0x7c>
 800070c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000710:	4293      	cmp	r3, r2
 8000712:	dc35      	bgt.n	8000780 <main+0xa4>
 8000714:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 8000718:	4293      	cmp	r3, r2
 800071a:	d033      	beq.n	8000784 <main+0xa8>
 800071c:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 8000720:	4293      	cmp	r3, r2
 8000722:	dc2d      	bgt.n	8000780 <main+0xa4>
 8000724:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000728:	4293      	cmp	r3, r2
 800072a:	d023      	beq.n	8000774 <main+0x98>
 800072c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000730:	4293      	cmp	r3, r2
 8000732:	dc25      	bgt.n	8000780 <main+0xa4>
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00c      	beq.n	8000752 <main+0x76>
 8000738:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 800073c:	4293      	cmp	r3, r2
 800073e:	d11f      	bne.n	8000780 <main+0xa4>
	  	{
	  	case APPRUN_FLAG_DATA://jump to app
	  		if( IAP_RunApp())
 8000740:	f007 ff04 	bl	800854c <IAP_RunApp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d01e      	beq.n	8000788 <main+0xac>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 800074a:	2000      	movs	r0, #0
 800074c:	f007 fed4 	bl	80084f8 <IAP_WriteFlag>
	  		break;
 8000750:	e01a      	b.n	8000788 <main+0xac>
	  	case INIT_FLAG_DATA://initialze state (blank mcu)
	  		IAP_Main_Menu();
 8000752:	f007 ff6b 	bl	800862c <IAP_Main_Menu>
	  		break;
 8000756:	e018      	b.n	800078a <main+0xae>
	  	case UPDATE_FLAG_DATA:// download app state
	  		if( !IAP_Update())
 8000758:	f007 fffc 	bl	8008754 <IAP_Update>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d104      	bne.n	800076c <main+0x90>
	  			IAP_WriteFlag(APPRUN_FLAG_DATA);
 8000762:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8000766:	f007 fec7 	bl	80084f8 <IAP_WriteFlag>
	  		else
	  			IAP_WriteFlag(INIT_FLAG_DATA);
	  		break;
 800076a:	e00e      	b.n	800078a <main+0xae>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 800076c:	2000      	movs	r0, #0
 800076e:	f007 fec3 	bl	80084f8 <IAP_WriteFlag>
	  		break;
 8000772:	e00a      	b.n	800078a <main+0xae>
	  	//					IAP_WriteFlag(APPRUN_FLAG_DATA);
	  	//				else
	  	//					IAP_WriteFlag(INIT_FLAG_DATA);
	  	break;
	  	case ERASE_FLAG_DATA:// erase app state
	  		IAP_Erase();
 8000774:	f008 f8f0 	bl	8008958 <IAP_Erase>
	  		IAP_WriteFlag(INIT_FLAG_DATA);
 8000778:	2000      	movs	r0, #0
 800077a:	f007 febd 	bl	80084f8 <IAP_WriteFlag>
	  		break;
 800077e:	e004      	b.n	800078a <main+0xae>
	  	default:
	  	break;
 8000780:	bf00      	nop
 8000782:	e7bc      	b.n	80006fe <main+0x22>
	  	break;
 8000784:	bf00      	nop
 8000786:	e7ba      	b.n	80006fe <main+0x22>
	  		break;
 8000788:	bf00      	nop
	  switch(IAP_ReadFlag())
 800078a:	e7b8      	b.n	80006fe <main+0x22>

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b09c      	sub	sp, #112	@ 0x70
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	2250      	movs	r2, #80	@ 0x50
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f008 ff70 	bl	8009680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000868 <SystemClock_Config+0xdc>)
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80007ba:	4a2b      	ldr	r2, [pc, #172]	@ (8000868 <SystemClock_Config+0xdc>)
 80007bc:	f043 0320 	orr.w	r3, r3, #32
 80007c0:	6113      	str	r3, [r2, #16]
 80007c2:	4b29      	ldr	r3, [pc, #164]	@ (8000868 <SystemClock_Config+0xdc>)
 80007c4:	691b      	ldr	r3, [r3, #16]
 80007c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007ce:	bf00      	nop
 80007d0:	4b25      	ldr	r3, [pc, #148]	@ (8000868 <SystemClock_Config+0xdc>)
 80007d2:	695b      	ldr	r3, [r3, #20]
 80007d4:	f003 0308 	and.w	r3, r3, #8
 80007d8:	2b08      	cmp	r3, #8
 80007da:	d1f9      	bne.n	80007d0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007dc:	2301      	movs	r3, #1
 80007de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80007ea:	2303      	movs	r3, #3
 80007ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80007ee:	2306      	movs	r3, #6
 80007f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007f2:	2364      	movs	r3, #100	@ 0x64
 80007f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007fa:	2302      	movs	r3, #2
 80007fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007fe:	2302      	movs	r3, #2
 8000800:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000802:	2308      	movs	r3, #8
 8000804:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000806:	2300      	movs	r3, #0
 8000808:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080e:	f107 0320 	add.w	r3, r7, #32
 8000812:	4618      	mov	r0, r3
 8000814:	f002 f8fc 	bl	8002a10 <HAL_RCC_OscConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800081e:	f000 f827 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000822:	231f      	movs	r3, #31
 8000824:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000826:	2303      	movs	r3, #3
 8000828:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800082a:	2308      	movs	r3, #8
 800082c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	2105      	movs	r1, #5
 8000840:	4618      	mov	r0, r3
 8000842:	f002 fd1d 	bl	8003280 <HAL_RCC_ClockConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800084c:	f000 f810 	bl	8000870 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <SystemClock_Config+0xe0>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000858:	4a04      	ldr	r2, [pc, #16]	@ (800086c <SystemClock_Config+0xe0>)
 800085a:	f043 0320 	orr.w	r3, r3, #32
 800085e:	6013      	str	r3, [r2, #0]
}
 8000860:	bf00      	nop
 8000862:	3770      	adds	r7, #112	@ 0x70
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	44020800 	.word	0x44020800
 800086c:	40022000 	.word	0x40022000

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
	...

0800088c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000890:	f3bf 8f4f 	dsb	sy
}
 8000894:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <__NVIC_SystemReset+0x24>)
 8000898:	68db      	ldr	r3, [r3, #12]
 800089a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800089e:	4904      	ldr	r1, [pc, #16]	@ (80008b0 <__NVIC_SystemReset+0x24>)
 80008a0:	4b04      	ldr	r3, [pc, #16]	@ (80008b4 <__NVIC_SystemReset+0x28>)
 80008a2:	4313      	orrs	r3, r2
 80008a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008a6:	f3bf 8f4f 	dsb	sy
}
 80008aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <__NVIC_SystemReset+0x20>
 80008b0:	e000ed00 	.word	0xe000ed00
 80008b4:	05fa0004 	.word	0x05fa0004

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // 用于调试观察NMI源
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
  
  // 1. 检查 HSE 时钟安全系统
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 80008c2:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <NMI_Handler+0x8c>)
 80008c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80008c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008ce:	d107      	bne.n	80008e0 <NMI_Handler+0x28>
  {
    nmi_source = 1;  // HSE CSS
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 80008d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <NMI_Handler+0x8c>)
 80008d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008da:	659a      	str	r2, [r3, #88]	@ 0x58
    NVIC_SystemReset();
 80008dc:	f7ff ffd6 	bl	800088c <__NVIC_SystemReset>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. 检查 Flash ECC 错误（双bit错误会触发NMI）
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 80008e0:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <NMI_Handler+0x90>)
 80008e2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	da0f      	bge.n	800090a <NMI_Handler+0x52>
  {
    nmi_source = 3;  // Flash ECC Double Detection
 80008ea:	2303      	movs	r3, #3
 80008ec:	607b      	str	r3, [r7, #4]
    // 记录错误地址
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <NMI_Handler+0x90>)
 80008f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	603b      	str	r3, [r7, #0]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // 清除标志
 80008f8:	4b13      	ldr	r3, [pc, #76]	@ (8000948 <NMI_Handler+0x90>)
 80008fa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80008fe:	4a12      	ldr	r2, [pc, #72]	@ (8000948 <NMI_Handler+0x90>)
 8000900:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000904:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
    (void)ecc_addr;  // 防止编译器优化
 8000908:	683b      	ldr	r3, [r7, #0]
  }
  
  // 4. 检查 SRAM ECC 错误
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <NMI_Handler+0x94>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 0308 	and.w	r3, r3, #8
 8000912:	2b00      	cmp	r3, #0
 8000914:	d00d      	beq.n	8000932 <NMI_Handler+0x7a>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <NMI_Handler+0x94>)
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	2b00      	cmp	r3, #0
 8000920:	d007      	beq.n	8000932 <NMI_Handler+0x7a>
    {
      nmi_source = 4;  // SRAM ECC错误
 8000922:	2304      	movs	r3, #4
 8000924:	607b      	str	r3, [r7, #4]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // 清除标志
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <NMI_Handler+0x94>)
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	4a08      	ldr	r2, [pc, #32]	@ (800094c <NMI_Handler+0x94>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6153      	str	r3, [r2, #20]
    }
  }
  
  // 5. 如果没有找到明确的NMI源，可能是硬件问题或栈溢出
  if (nmi_source == 0)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d102      	bne.n	800093e <NMI_Handler+0x86>
  {
    nmi_source = 99;  // 未知NMI源
 8000938:	2363      	movs	r3, #99	@ 0x63
 800093a:	607b      	str	r3, [r7, #4]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 800093c:	bf00      	nop
 800093e:	bf00      	nop
 8000940:	e7fd      	b.n	800093e <NMI_Handler+0x86>
 8000942:	bf00      	nop
 8000944:	44020c00 	.word	0x44020c00
 8000948:	40022000 	.word	0x40022000
 800094c:	40026000 	.word	0x40026000

08000950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 8000956:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <HardFault_Handler+0x24>)
 8000958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800095a:	60fb      	str	r3, [r7, #12]
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 800095c:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <HardFault_Handler+0x24>)
 800095e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000960:	60bb      	str	r3, [r7, #8]
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 8000962:	4b04      	ldr	r3, [pc, #16]	@ (8000974 <HardFault_Handler+0x24>)
 8000964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000966:	607b      	str	r3, [r7, #4]
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 8000968:	4b02      	ldr	r3, [pc, #8]	@ (8000974 <HardFault_Handler+0x24>)
 800096a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800096c:	603b      	str	r3, [r7, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096e:	bf00      	nop
 8000970:	e7fd      	b.n	800096e <HardFault_Handler+0x1e>
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <MemManage_Handler+0x4>

08000980 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <UsageFault_Handler+0x4>

08000990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009be:	f000 fb79 	bl	80010b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <GPDMA1_Channel0_IRQHandler+0x10>)
 80009ce:	f001 f80c 	bl	80019ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20000158 	.word	0x20000158

080009dc <GPDMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 1 global interrupt.
  */
void GPDMA1_Channel1_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 80009e0:	4802      	ldr	r0, [pc, #8]	@ (80009ec <GPDMA1_Channel1_IRQHandler+0x10>)
 80009e2:	f001 f802 	bl	80019ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 1 */

  /* USER CODE END GPDMA1_Channel1_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200000e0 	.word	0x200000e0

080009f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80009f4:	4802      	ldr	r0, [pc, #8]	@ (8000a00 <USART1_IRQHandler+0x10>)
 80009f6:	f005 fad3 	bl	8005fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	2000004c 	.word	0x2000004c

08000a04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a0a:	4b30      	ldr	r3, [pc, #192]	@ (8000acc <SystemInit+0xc8>)
 8000a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a10:	4a2e      	ldr	r2, [pc, #184]	@ (8000acc <SystemInit+0xc8>)
 8000a12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a16:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad0 <SystemInit+0xcc>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000a20:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad0 <SystemInit+0xcc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000a26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <SystemInit+0xcc>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000a2c:	4b28      	ldr	r3, [pc, #160]	@ (8000ad0 <SystemInit+0xcc>)
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	4927      	ldr	r1, [pc, #156]	@ (8000ad0 <SystemInit+0xcc>)
 8000a32:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <SystemInit+0xd0>)
 8000a34:	4013      	ands	r3, r2
 8000a36:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000a38:	4b25      	ldr	r3, [pc, #148]	@ (8000ad0 <SystemInit+0xcc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ad0 <SystemInit+0xcc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000a44:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <SystemInit+0xcc>)
 8000a46:	4a24      	ldr	r2, [pc, #144]	@ (8000ad8 <SystemInit+0xd4>)
 8000a48:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <SystemInit+0xcc>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000a50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <SystemInit+0xcc>)
 8000a52:	4a21      	ldr	r2, [pc, #132]	@ (8000ad8 <SystemInit+0xd4>)
 8000a54:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000a56:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad0 <SystemInit+0xcc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <SystemInit+0xcc>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <SystemInit+0xcc>)
 8000a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000a68:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <SystemInit+0xcc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a6e:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <SystemInit+0xc8>)
 8000a70:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000a74:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <SystemInit+0xd8>)
 8000a78:	699b      	ldr	r3, [r3, #24]
 8000a7a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000a7e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000a86:	d003      	beq.n	8000a90 <SystemInit+0x8c>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000a8e:	d117      	bne.n	8000ac0 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <SystemInit+0xd8>)
 8000a92:	69db      	ldr	r3, [r3, #28]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d005      	beq.n	8000aa8 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <SystemInit+0xd8>)
 8000a9e:	4a10      	ldr	r2, [pc, #64]	@ (8000ae0 <SystemInit+0xdc>)
 8000aa0:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <SystemInit+0xd8>)
 8000aa4:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae4 <SystemInit+0xe0>)
 8000aa6:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <SystemInit+0xd8>)
 8000aaa:	69db      	ldr	r3, [r3, #28]
 8000aac:	4a0b      	ldr	r2, [pc, #44]	@ (8000adc <SystemInit+0xd8>)
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <SystemInit+0xd8>)
 8000ab6:	69db      	ldr	r3, [r3, #28]
 8000ab8:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <SystemInit+0xd8>)
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	61d3      	str	r3, [r2, #28]
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00
 8000ad0:	44020c00 	.word	0x44020c00
 8000ad4:	fae2eae3 	.word	0xfae2eae3
 8000ad8:	01010280 	.word	0x01010280
 8000adc:	40022000 	.word	0x40022000
 8000ae0:	08192a3b 	.word	0x08192a3b
 8000ae4:	4c5d6e7f 	.word	0x4c5d6e7f

08000ae8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000aee:	4a24      	ldr	r2, [pc, #144]	@ (8000b80 <MX_USART1_UART_Init+0x98>)
 8000af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000af2:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b0e:	220c      	movs	r2, #12
 8000b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b12:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b18:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1e:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b30:	4812      	ldr	r0, [pc, #72]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b32:	f004 ffb9 	bl	8005aa8 <HAL_UART_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b3c:	f7ff fe98 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000b40:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000b44:	480d      	ldr	r0, [pc, #52]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b46:	f007 fa2c 	bl	8007fa2 <HAL_UARTEx_SetTxFifoThreshold>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000b50:	f7ff fe8e 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000b54:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000b58:	4808      	ldr	r0, [pc, #32]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b5a:	f007 fa60 	bl	800801e <HAL_UARTEx_SetRxFifoThreshold>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8000b64:	f7ff fe84 	bl	8000870 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_USART1_UART_Init+0x94>)
 8000b6a:	f007 f9df 	bl	8007f2c <HAL_UARTEx_EnableFifoMode>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8000b74:	f7ff fe7c 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000004c 	.word	0x2000004c
 8000b80:	40013800 	.word	0x40013800

08000b84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ac      	sub	sp, #176	@ 0xb0
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2288      	movs	r2, #136	@ 0x88
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f008 fd6b 	bl	8009680 <memset>
  if(uartHandle->Instance==USART1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a78      	ldr	r2, [pc, #480]	@ (8000d90 <HAL_UART_MspInit+0x20c>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80e9 	bne.w	8000d88 <HAL_UART_MspInit+0x204>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bb6:	f04f 0201 	mov.w	r2, #1
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 8000bc6:	2306      	movs	r3, #6
 8000bc8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000bca:	2324      	movs	r3, #36	@ 0x24
 8000bcc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000bda:	2308      	movs	r3, #8
 8000bdc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000be6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000bec:	2301      	movs	r3, #1
 8000bee:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f002 fe85 	bl	8003904 <HAL_RCCEx_PeriphCLKConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8000c00:	f7ff fe36 	bl	8000870 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c04:	4b63      	ldr	r3, [pc, #396]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c0a:	4a62      	ldr	r2, [pc, #392]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c10:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000c14:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c28:	4a5a      	ldr	r2, [pc, #360]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c2a:	f043 0301 	orr.w	r3, r3, #1
 8000c2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c32:	4b58      	ldr	r3, [pc, #352]	@ (8000d94 <HAL_UART_MspInit+0x210>)
 8000c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c38:	f003 0301 	and.w	r3, r3, #1
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000c40:	2306      	movs	r3, #6
 8000c42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000c58:	2308      	movs	r3, #8
 8000c5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c62:	4619      	mov	r1, r3
 8000c64:	484c      	ldr	r0, [pc, #304]	@ (8000d98 <HAL_UART_MspInit+0x214>)
 8000c66:	f001 fcb9 	bl	80025dc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_TX Init */
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c6c:	4a4c      	ldr	r2, [pc, #304]	@ (8000da0 <HAL_UART_MspInit+0x21c>)
 8000c6e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8000c70:	4b4a      	ldr	r3, [pc, #296]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c72:	2216      	movs	r2, #22
 8000c74:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000c76:	4b49      	ldr	r3, [pc, #292]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b47      	ldr	r3, [pc, #284]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c82:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_INCREMENTED;
 8000c84:	4b45      	ldr	r3, [pc, #276]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c86:	2208      	movs	r2, #8
 8000c88:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_FIXED;
 8000c8a:	4b44      	ldr	r3, [pc, #272]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000c90:	4b42      	ldr	r3, [pc, #264]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000c96:	4b41      	ldr	r3, [pc, #260]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000c9c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000c9e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ca2:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8000ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 8000caa:	4b3c      	ldr	r3, [pc, #240]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000cb6:	4b39      	ldr	r3, [pc, #228]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8000cbc:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000cc2:	4836      	ldr	r0, [pc, #216]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cc4:	f000 fbfc 	bl	80014c0 <HAL_DMA_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_UART_MspInit+0x14e>
    {
      Error_Handler();
 8000cce:	f7ff fdcf 	bl	8000870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel1);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a31      	ldr	r2, [pc, #196]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cd6:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000cd8:	4a30      	ldr	r2, [pc, #192]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000cde:	2110      	movs	r1, #16
 8000ce0:	482e      	ldr	r0, [pc, #184]	@ (8000d9c <HAL_UART_MspInit+0x218>)
 8000ce2:	f000 ffef 	bl	8001cc4 <HAL_DMA_ConfigChannelAttributes>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8000cec:	f7ff fdc0 	bl	8000870 <Error_Handler>
    }

    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8000da8 <HAL_UART_MspInit+0x224>)
 8000cf4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8000cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cf8:	2215      	movs	r2, #21
 8000cfa:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000cfc:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d02:	4b28      	ldr	r3, [pc, #160]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000d08:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000d0e:	4b25      	ldr	r3, [pc, #148]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d10:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d14:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000d1c:	4b21      	ldr	r3, [pc, #132]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000d22:	4b20      	ldr	r3, [pc, #128]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d24:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000d28:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000d30:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000d36:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000d42:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000d48:	4816      	ldr	r0, [pc, #88]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d4a:	f000 fbb9 	bl	80014c0 <HAL_DMA_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_UART_MspInit+0x1d4>
    {
      Error_Handler();
 8000d54:	f7ff fd8c 	bl	8000870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a12      	ldr	r2, [pc, #72]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000d60:	4a10      	ldr	r2, [pc, #64]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000d66:	2110      	movs	r1, #16
 8000d68:	480e      	ldr	r0, [pc, #56]	@ (8000da4 <HAL_UART_MspInit+0x220>)
 8000d6a:	f000 ffab 	bl	8001cc4 <HAL_DMA_ConfigChannelAttributes>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_UART_MspInit+0x1f4>
    {
      Error_Handler();
 8000d74:	f7ff fd7c 	bl	8000870 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	203a      	movs	r0, #58	@ 0x3a
 8000d7e:	f000 fab9 	bl	80012f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d82:	203a      	movs	r0, #58	@ 0x3a
 8000d84:	f000 fad0 	bl	8001328 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d88:	bf00      	nop
 8000d8a:	37b0      	adds	r7, #176	@ 0xb0
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40013800 	.word	0x40013800
 8000d94:	44020c00 	.word	0x44020c00
 8000d98:	42020000 	.word	0x42020000
 8000d9c:	200000e0 	.word	0x200000e0
 8000da0:	400200d0 	.word	0x400200d0
 8000da4:	20000158 	.word	0x20000158
 8000da8:	40020050 	.word	0x40020050

08000dac <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a10      	ldr	r2, [pc, #64]	@ (8000dfc <HAL_UART_MspDeInit+0x50>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d119      	bne.n	8000df2 <HAL_UART_MspDeInit+0x46>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_UART_MspDeInit+0x54>)
 8000dc0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000dc4:	4a0e      	ldr	r2, [pc, #56]	@ (8000e00 <HAL_UART_MspDeInit+0x54>)
 8000dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dca:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000dce:	2106      	movs	r1, #6
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <HAL_UART_MspDeInit+0x58>)
 8000dd2:	f001 fd61 	bl	8002898 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 fc3c 	bl	8001658 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fc36 	bl	8001658 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000dec:	203a      	movs	r0, #58	@ 0x3a
 8000dee:	f000 faa9 	bl	8001344 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40013800 	.word	0x40013800
 8000e00:	44020c00 	.word	0x44020c00
 8000e04:	42020000 	.word	0x42020000

08000e08 <HAL_UARTEx_RxEventCallback>:
uint8_t UART1_Complete_flag=0;
extern uint8_t cmdStr[128];
uint16_t rx_len = 0;
extern uint8_t rx_buffer[MAX_FRAME_SIZE];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a19      	ldr	r2, [pc, #100]	@ (8000e80 <HAL_UARTEx_RxEventCallback+0x78>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d12d      	bne.n	8000e7a <HAL_UARTEx_RxEventCallback+0x72>
	{
		// ⚠️ Update模式下的处理
		if (UART1_in_update_mode)
 8000e1e:	4b19      	ldr	r3, [pc, #100]	@ (8000e84 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d016      	beq.n	8000e54 <HAL_UARTEx_RxEventCallback+0x4c>
		{
			rx_len=Size;
 8000e26:	4a18      	ldr	r2, [pc, #96]	@ (8000e88 <HAL_UARTEx_RxEventCallback+0x80>)
 8000e28:	887b      	ldrh	r3, [r7, #2]
 8000e2a:	8013      	strh	r3, [r2, #0]
			UART1_Complete_flag=1;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	@ (8000e8c <HAL_UARTEx_RxEventCallback+0x84>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
			// ⚠️ 关键修复：Update模式下接收到数据后不要重新启动DMA
			// 只设置标志，让主循环处理完数据后再启动下一次接收
			// 如果在这里重新启动DMA，会中止当前正在进行的传输！
			
			// 清除标志防止干扰
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2210      	movs	r2, #16
 8000e38:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2208      	movs	r2, #8
 8000e40:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2204      	movs	r2, #4
 8000e48:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2202      	movs	r2, #2
 8000e50:	621a      	str	r2, [r3, #32]
//			HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
			return;
 8000e52:	e012      	b.n	8000e7a <HAL_UARTEx_RxEventCallback+0x72>
		}

		// Menu 模式：使用中断接收
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f007 f9d3 	bl	8008200 <HAL_UARTEx_GetRxEventType>
 8000e5a:	60f8      	str	r0, [r7, #12]
		// 如果是空闲事件，设置标志让主循环知道
		if (event_type == HAL_UART_RXEVENT_IDLE)  // 或 HAL_UART_RXEVENT_TC
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d106      	bne.n	8000e70 <HAL_UARTEx_RxEventCallback+0x68>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2210      	movs	r2, #16
 8000e68:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000e6a:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_UARTEx_RxEventCallback+0x88>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000e70:	2280      	movs	r2, #128	@ 0x80
 8000e72:	4908      	ldr	r1, [pc, #32]	@ (8000e94 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000e74:	4808      	ldr	r0, [pc, #32]	@ (8000e98 <HAL_UARTEx_RxEventCallback+0x90>)
 8000e76:	f007 f910 	bl	800809a <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40013800 	.word	0x40013800
 8000e84:	200001d1 	.word	0x200001d1
 8000e88:	200001d4 	.word	0x200001d4
 8000e8c:	200001d2 	.word	0x200001d2
 8000e90:	200001d0 	.word	0x200001d0
 8000e94:	200001e4 	.word	0x200001e4
 8000e98:	2000004c 	.word	0x2000004c

08000e9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000e9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ed4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ea0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ea2:	e003      	b.n	8000eac <LoopCopyDataInit>

08000ea4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ea6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ea8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000eaa:	3104      	adds	r1, #4

08000eac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000eac:	480b      	ldr	r0, [pc, #44]	@ (8000edc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000eae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000eb0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000eb2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000eb4:	d3f6      	bcc.n	8000ea4 <CopyDataInit>
	ldr	r2, =_sbss
 8000eb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000ee4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000eb8:	e002      	b.n	8000ec0 <LoopFillZerobss>

08000eba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000eba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ebc:	f842 3b04 	str.w	r3, [r2], #4

08000ec0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ec0:	4b09      	ldr	r3, [pc, #36]	@ (8000ee8 <LoopForever+0x16>)
	cmp	r2, r3
 8000ec2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ec4:	d3f9      	bcc.n	8000eba <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ec6:	f7ff fd9d 	bl	8000a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eca:	f008 fbe1 	bl	8009690 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ece:	f7ff fc05 	bl	80006dc <main>

08000ed2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ed2:	e7fe      	b.n	8000ed2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000ed4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000ed8:	08009e40 	.word	0x08009e40
	ldr	r0, =_sdata
 8000edc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ee0:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000ee4:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000ee8:	20006310 	.word	0x20006310

08000eec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eec:	e7fe      	b.n	8000eec <ADC1_IRQHandler>
	...

08000ef0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef4:	2003      	movs	r0, #3
 8000ef6:	f000 f9f2 	bl	80012de <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000efa:	f002 fb79 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8000efe:	4602      	mov	r2, r0
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <HAL_Init+0x44>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	f003 030f 	and.w	r3, r3, #15
 8000f08:	490b      	ldr	r1, [pc, #44]	@ (8000f38 <HAL_Init+0x48>)
 8000f0a:	5ccb      	ldrb	r3, [r1, r3]
 8000f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f10:	4a0a      	ldr	r2, [pc, #40]	@ (8000f3c <HAL_Init+0x4c>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f14:	2004      	movs	r0, #4
 8000f16:	f000 fa45 	bl	80013a4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f000 f854 	bl	8000fc8 <HAL_InitTick>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e002      	b.n	8000f30 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f2a:	f7ff fca7 	bl	800087c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	44020c00 	.word	0x44020c00
 8000f38:	080099f0 	.word	0x080099f0
 8000f3c:	20000000 	.word	0x20000000

08000f40 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000f44:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f46:	4a16      	ldr	r2, [pc, #88]	@ (8000fa0 <HAL_DeInit+0x60>)
 8000f48:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f4c:	4a15      	ldr	r2, [pc, #84]	@ (8000fa4 <HAL_DeInit+0x64>)
 8000f4e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f56:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f5e:	4a12      	ldr	r2, [pc, #72]	@ (8000fa8 <HAL_DeInit+0x68>)
 8000f60:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000f68:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f6a:	4a10      	ldr	r2, [pc, #64]	@ (8000fac <HAL_DeInit+0x6c>)
 8000f6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb0 <HAL_DeInit+0x70>)
 8000f7c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000f7e:	4b07      	ldr	r3, [pc, #28]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000f84:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f86:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb4 <HAL_DeInit+0x74>)
 8000f88:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000f8a:	4b04      	ldr	r3, [pc, #16]	@ (8000f9c <HAL_DeInit+0x5c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB4_FORCE_RESET();
  __HAL_RCC_AHB4_RELEASE_RESET();
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000f90:	f000 f812 	bl	8000fb8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	44020c00 	.word	0x44020c00
 8000fa0:	dffec1ff 	.word	0xdffec1ff
 8000fa4:	4080062b 	.word	0x4080062b
 8000fa8:	017f7800 	.word	0x017f7800
 8000fac:	001008e0 	.word	0x001008e0
 8000fb0:	010ad003 	.word	0x010ad003
 8000fb4:	001f1dff 	.word	0x001f1dff

08000fb8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000fd4:	4b33      	ldr	r3, [pc, #204]	@ (80010a4 <HAL_InitTick+0xdc>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e05c      	b.n	800109a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000fe0:	4b31      	ldr	r3, [pc, #196]	@ (80010a8 <HAL_InitTick+0xe0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0304 	and.w	r3, r3, #4
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d10c      	bne.n	8001006 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000fec:	4b2f      	ldr	r3, [pc, #188]	@ (80010ac <HAL_InitTick+0xe4>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80010a4 <HAL_InitTick+0xdc>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	e037      	b.n	8001076 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001006:	f000 fa25 	bl	8001454 <HAL_SYSTICK_GetCLKSourceConfig>
 800100a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d023      	beq.n	800105a <HAL_InitTick+0x92>
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d82d      	bhi.n	8001074 <HAL_InitTick+0xac>
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_InitTick+0x5e>
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d00d      	beq.n	8001040 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001024:	e026      	b.n	8001074 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_InitTick+0xe4>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <HAL_InitTick+0xdc>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4619      	mov	r1, r3
 8001030:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001034:	fbb3 f3f1 	udiv	r3, r3, r1
 8001038:	fbb2 f3f3 	udiv	r3, r2, r3
 800103c:	60fb      	str	r3, [r7, #12]
        break;
 800103e:	e01a      	b.n	8001076 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_InitTick+0xdc>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104a:	fbb3 f3f2 	udiv	r3, r3, r2
 800104e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001052:	fbb2 f3f3 	udiv	r3, r2, r3
 8001056:	60fb      	str	r3, [r7, #12]
        break;
 8001058:	e00d      	b.n	8001076 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800105a:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <HAL_InitTick+0xdc>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001064:	fbb3 f3f2 	udiv	r3, r3, r2
 8001068:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800106c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001070:	60fb      	str	r3, [r7, #12]
        break;
 8001072:	e000      	b.n	8001076 <HAL_InitTick+0xae>
        break;
 8001074:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f000 f972 	bl	8001360 <HAL_SYSTICK_Config>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e009      	b.n	800109a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001086:	2200      	movs	r2, #0
 8001088:	6879      	ldr	r1, [r7, #4]
 800108a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800108e:	f000 f931 	bl	80012f4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001092:	4a07      	ldr	r2, [pc, #28]	@ (80010b0 <HAL_InitTick+0xe8>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000008 	.word	0x20000008
 80010a8:	e000e010 	.word	0xe000e010
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_IncTick+0x20>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	4a04      	ldr	r2, [pc, #16]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c6:	6013      	str	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000008 	.word	0x20000008
 80010d8:	200001d8 	.word	0x200001d8

080010dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return uwTick;
 80010e0:	4b03      	ldr	r3, [pc, #12]	@ (80010f0 <HAL_GetTick+0x14>)
 80010e2:	681b      	ldr	r3, [r3, #0]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	200001d8 	.word	0x200001d8

080010f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010fc:	f7ff ffee 	bl	80010dc <HAL_GetTick>
 8001100:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800110c:	d005      	beq.n	800111a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800110e:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <HAL_Delay+0x44>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4413      	add	r3, r2
 8001118:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800111a:	bf00      	nop
 800111c:	f7ff ffde 	bl	80010dc <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	429a      	cmp	r2, r3
 800112a:	d8f7      	bhi.n	800111c <HAL_Delay+0x28>
  {
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000008 	.word	0x20000008

0800113c <__NVIC_SetPriorityGrouping>:
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_DisableIRQ>:
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	db12      	blt.n	8001214 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	f003 021f 	and.w	r2, r3, #31
 80011f4:	490a      	ldr	r1, [pc, #40]	@ (8001220 <__NVIC_DisableIRQ+0x44>)
 80011f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011fa:	095b      	lsrs	r3, r3, #5
 80011fc:	2001      	movs	r0, #1
 80011fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001202:	3320      	adds	r3, #32
 8001204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001208:	f3bf 8f4f 	dsb	sy
}
 800120c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800120e:	f3bf 8f6f 	isb	sy
}
 8001212:	bf00      	nop
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000e100 	.word	0xe000e100

08001224 <__NVIC_SetPriority>:
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001230:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001234:	2b00      	cmp	r3, #0
 8001236:	db0a      	blt.n	800124e <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b2da      	uxtb	r2, r3
 800123c:	490c      	ldr	r1, [pc, #48]	@ (8001270 <__NVIC_SetPriority+0x4c>)
 800123e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001242:	0112      	lsls	r2, r2, #4
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	440b      	add	r3, r1
 8001248:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800124c:	e00a      	b.n	8001264 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4908      	ldr	r1, [pc, #32]	@ (8001274 <__NVIC_SetPriority+0x50>)
 8001254:	88fb      	ldrh	r3, [r7, #6]
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	3b04      	subs	r3, #4
 800125c:	0112      	lsls	r2, r2, #4
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	440b      	add	r3, r1
 8001262:	761a      	strb	r2, [r3, #24]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000e100 	.word	0xe000e100
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <NVIC_EncodePriority>:
{
 8001278:	b480      	push	{r7}
 800127a:	b089      	sub	sp, #36	@ 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	f1c3 0307 	rsb	r3, r3, #7
 8001292:	2b04      	cmp	r3, #4
 8001294:	bf28      	it	cs
 8001296:	2304      	movcs	r3, #4
 8001298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3304      	adds	r3, #4
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d902      	bls.n	80012a8 <NVIC_EncodePriority+0x30>
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3b03      	subs	r3, #3
 80012a6:	e000      	b.n	80012aa <NVIC_EncodePriority+0x32>
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43da      	mvns	r2, r3
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	401a      	ands	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ca:	43d9      	mvns	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	4313      	orrs	r3, r2
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3724      	adds	r7, #36	@ 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ff28 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001302:	f7ff ff3f 	bl	8001184 <__NVIC_GetPriorityGrouping>
 8001306:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	68b9      	ldr	r1, [r7, #8]
 800130c:	6978      	ldr	r0, [r7, #20]
 800130e:	f7ff ffb3 	bl	8001278 <NVIC_EncodePriority>
 8001312:	4602      	mov	r2, r0
 8001314:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001318:	4611      	mov	r1, r2
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ff82 	bl	8001224 <__NVIC_SetPriority>
}
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff32 	bl	80011a0 <__NVIC_EnableIRQ>
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800134e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ff42 	bl	80011dc <__NVIC_DisableIRQ>
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001370:	d301      	bcc.n	8001376 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001372:	2301      	movs	r3, #1
 8001374:	e00d      	b.n	8001392 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001376:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <HAL_SYSTICK_Config+0x40>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3b01      	subs	r3, #1
 800137c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800137e:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <HAL_SYSTICK_Config+0x40>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_SYSTICK_Config+0x40>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <HAL_SYSTICK_Config+0x40>)
 800138a:	f043 0303 	orr.w	r3, r3, #3
 800138e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	d844      	bhi.n	800143c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80013b2:	a201      	add	r2, pc, #4	@ (adr r2, 80013b8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80013b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b8:	080013db 	.word	0x080013db
 80013bc:	080013f9 	.word	0x080013f9
 80013c0:	0800141b 	.word	0x0800141b
 80013c4:	0800143d 	.word	0x0800143d
 80013c8:	080013cd 	.word	0x080013cd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013cc:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a1e      	ldr	r2, [pc, #120]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	6013      	str	r3, [r2, #0]
      break;
 80013d8:	e031      	b.n	800143e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a1b      	ldr	r2, [pc, #108]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013e0:	f023 0304 	bic.w	r3, r3, #4
 80013e4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013ec:	4a18      	ldr	r2, [pc, #96]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013ee:	f023 030c 	bic.w	r3, r3, #12
 80013f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80013f6:	e022      	b.n	800143e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a13      	ldr	r2, [pc, #76]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013fe:	f023 0304 	bic.w	r3, r3, #4
 8001402:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001406:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800140a:	f023 030c 	bic.w	r3, r3, #12
 800140e:	4a10      	ldr	r2, [pc, #64]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001418:	e011      	b.n	800143e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a0b      	ldr	r2, [pc, #44]	@ (800144c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001420:	f023 0304 	bic.w	r3, r3, #4
 8001424:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001426:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001428:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800142c:	f023 030c 	bic.w	r3, r3, #12
 8001430:	4a07      	ldr	r2, [pc, #28]	@ (8001450 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001432:	f043 0308 	orr.w	r3, r3, #8
 8001436:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800143a:	e000      	b.n	800143e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800143c:	bf00      	nop
  }
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000e010 	.word	0xe000e010
 8001450:	44020c00 	.word	0x44020c00

08001454 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800145a:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001466:	2304      	movs	r3, #4
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	e01e      	b.n	80014aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800146c:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800146e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b08      	cmp	r3, #8
 800147c:	d00f      	beq.n	800149e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	2b08      	cmp	r3, #8
 8001482:	d80f      	bhi.n	80014a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	2b04      	cmp	r3, #4
 800148e:	d003      	beq.n	8001498 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001490:	e008      	b.n	80014a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
        break;
 8001496:	e008      	b.n	80014aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001498:	2301      	movs	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
        break;
 800149c:	e005      	b.n	80014aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800149e:	2302      	movs	r3, #2
 80014a0:	607b      	str	r3, [r7, #4]
        break;
 80014a2:	e002      	b.n	80014aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80014a4:	2300      	movs	r3, #0
 80014a6:	607b      	str	r3, [r7, #4]
        break;
 80014a8:	bf00      	nop
    }
  }
  return systick_source;
 80014aa:	687b      	ldr	r3, [r7, #4]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000e010 	.word	0xe000e010
 80014bc:	44020c00 	.word	0x44020c00

080014c0 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80014c8:	f7ff fe08 	bl	80010dc <HAL_GetTick>
 80014cc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e09a      	b.n	800160e <HAL_DMA_Init+0x14e>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001618 <HAL_DMA_Init+0x158>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d049      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a4d      	ldr	r2, [pc, #308]	@ (800161c <HAL_DMA_Init+0x15c>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d044      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001620 <HAL_DMA_Init+0x160>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d03f      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a4a      	ldr	r2, [pc, #296]	@ (8001624 <HAL_DMA_Init+0x164>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d03a      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a48      	ldr	r2, [pc, #288]	@ (8001628 <HAL_DMA_Init+0x168>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d035      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a47      	ldr	r2, [pc, #284]	@ (800162c <HAL_DMA_Init+0x16c>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d030      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a45      	ldr	r2, [pc, #276]	@ (8001630 <HAL_DMA_Init+0x170>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d02b      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a44      	ldr	r2, [pc, #272]	@ (8001634 <HAL_DMA_Init+0x174>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d026      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a42      	ldr	r2, [pc, #264]	@ (8001638 <HAL_DMA_Init+0x178>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d021      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a41      	ldr	r2, [pc, #260]	@ (800163c <HAL_DMA_Init+0x17c>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d01c      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a3f      	ldr	r2, [pc, #252]	@ (8001640 <HAL_DMA_Init+0x180>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d017      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a3e      	ldr	r2, [pc, #248]	@ (8001644 <HAL_DMA_Init+0x184>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d012      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a3c      	ldr	r2, [pc, #240]	@ (8001648 <HAL_DMA_Init+0x188>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d00d      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a3b      	ldr	r2, [pc, #236]	@ (800164c <HAL_DMA_Init+0x18c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d008      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a39      	ldr	r2, [pc, #228]	@ (8001650 <HAL_DMA_Init+0x190>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d003      	beq.n	8001576 <HAL_DMA_Init+0xb6>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a38      	ldr	r2, [pc, #224]	@ (8001654 <HAL_DMA_Init+0x194>)
 8001574:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10e      	bne.n	80015a8 <HAL_DMA_Init+0xe8>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2202      	movs	r2, #2
 80015ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	695a      	ldr	r2, [r3, #20]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f042 0206 	orr.w	r2, r2, #6
 80015be:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80015c0:	e00f      	b.n	80015e2 <HAL_DMA_Init+0x122>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80015c2:	f7ff fd8b 	bl	80010dc <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b05      	cmp	r3, #5
 80015ce:	d908      	bls.n	80015e2 <HAL_DMA_Init+0x122>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2210      	movs	r2, #16
 80015d4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2203      	movs	r2, #3
 80015da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e015      	b.n	800160e <HAL_DMA_Init+0x14e>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1e8      	bne.n	80015c2 <HAL_DMA_Init+0x102>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f000 fbc9 	bl	8001d88 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40020050 	.word	0x40020050
 800161c:	400200d0 	.word	0x400200d0
 8001620:	40020150 	.word	0x40020150
 8001624:	400201d0 	.word	0x400201d0
 8001628:	40020250 	.word	0x40020250
 800162c:	400202d0 	.word	0x400202d0
 8001630:	40020350 	.word	0x40020350
 8001634:	400203d0 	.word	0x400203d0
 8001638:	40021050 	.word	0x40021050
 800163c:	400210d0 	.word	0x400210d0
 8001640:	40021150 	.word	0x40021150
 8001644:	400211d0 	.word	0x400211d0
 8001648:	40021250 	.word	0x40021250
 800164c:	400212d0 	.word	0x400212d0
 8001650:	40021350 	.word	0x40021350
 8001654:	400213d0 	.word	0x400213d0

08001658 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
 8001660:	f7ff fd3c 	bl	80010dc <HAL_GetTick>
 8001664:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0a5      	b.n	80017bc <HAL_DMA_DeInit+0x164>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001678:	f023 030f 	bic.w	r3, r3, #15
 800167c:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	695a      	ldr	r2, [r3, #20]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f042 0206 	orr.w	r2, r2, #6
 800168c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800168e:	e00f      	b.n	80016b0 <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001690:	f7ff fd24 	bl	80010dc <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b05      	cmp	r3, #5
 800169c:	d908      	bls.n	80016b0 <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2210      	movs	r2, #16
 80016a2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2203      	movs	r2, #3
 80016a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e085      	b.n	80017bc <HAL_DMA_DeInit+0x164>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1e8      	bne.n	8001690 <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2200      	movs	r2, #0
 80016cc:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2200      	movs	r2, #0
 80016d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2200      	movs	r2, #0
 80016dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2200      	movs	r2, #0
 80016e4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2200      	movs	r2, #0
 80016ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2200      	movs	r2, #0
 80016f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2200      	movs	r2, #0
 80016fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a30      	ldr	r2, [pc, #192]	@ (80017c4 <HAL_DMA_DeInit+0x16c>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d00e      	beq.n	8001726 <HAL_DMA_DeInit+0xce>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a2e      	ldr	r2, [pc, #184]	@ (80017c8 <HAL_DMA_DeInit+0x170>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d009      	beq.n	8001726 <HAL_DMA_DeInit+0xce>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a2d      	ldr	r2, [pc, #180]	@ (80017cc <HAL_DMA_DeInit+0x174>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d004      	beq.n	8001726 <HAL_DMA_DeInit+0xce>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a2b      	ldr	r2, [pc, #172]	@ (80017d0 <HAL_DMA_DeInit+0x178>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_DMA_DeInit+0xd2>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_DMA_DeInit+0xd4>
 800172a:	2300      	movs	r3, #0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <HAL_DMA_DeInit+0xe8>
  {
    hdma->Instance->CTR3 = 0U;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2200      	movs	r2, #0
 8001736:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2200      	movs	r2, #0
 800173e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800174c:	3b50      	subs	r3, #80	@ 0x50
 800174e:	09db      	lsrs	r3, r3, #7
 8001750:	f003 031f 	and.w	r3, r3, #31
 8001754:	2101      	movs	r1, #1
 8001756:	fa01 f303 	lsl.w	r3, r1, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	401a      	ands	r2, r3
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800176a:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <HAL_DMA_DeInit+0x146>
  {
    hdma->Parent = NULL;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40020350 	.word	0x40020350
 80017c8:	400203d0 	.word	0x400203d0
 80017cc:	40021350 	.word	0x40021350
 80017d0:	400213d0 	.word	0x400213d0

080017d4 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
 80017e0:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e055      	b.n	8001898 <HAL_DMA_Start_IT+0xc4>
  }

  /* Check the DMA Mode is DMA_NORMAL */
  if (hdma->Mode != DMA_NORMAL)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <HAL_DMA_Start_IT+0x24>
  {
    return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e04f      	b.n	8001898 <HAL_DMA_Start_IT+0xc4>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d101      	bne.n	8001806 <HAL_DMA_Start_IT+0x32>
 8001802:	2302      	movs	r3, #2
 8001804:	e048      	b.n	8001898 <HAL_DMA_Start_IT+0xc4>
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2201      	movs	r2, #1
 800180a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b01      	cmp	r3, #1
 8001818:	d136      	bne.n	8001888 <HAL_DMA_Start_IT+0xb4>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2202      	movs	r2, #2
 800181e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2200      	movs	r2, #0
 8001826:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	68b9      	ldr	r1, [r7, #8]
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f000 fa84 	bl	8001d3c <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	695a      	ldr	r2, [r3, #20]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8001842:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001848:	2b00      	cmp	r3, #0
 800184a:	d007      	beq.n	800185c <HAL_DMA_Start_IT+0x88>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800185a:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001860:	2b00      	cmp	r3, #0
 8001862:	d007      	beq.n	8001874 <HAL_DMA_Start_IT+0xa0>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	695a      	ldr	r2, [r3, #20]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001872:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	695a      	ldr	r2, [r3, #20]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0201 	orr.w	r2, r2, #1
 8001882:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	e007      	b.n	8001898 <HAL_DMA_Start_IT+0xc4>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2240      	movs	r2, #64	@ 0x40
 800188c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80018a8:	f7ff fc18 	bl	80010dc <HAL_GetTick>
 80018ac:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e06b      	b.n	8001990 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d008      	beq.n	80018d6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2220      	movs	r2, #32
 80018c8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e05c      	b.n	8001990 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	695a      	ldr	r2, [r3, #20]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 0204 	orr.w	r2, r2, #4
 80018e4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2205      	movs	r2, #5
 80018ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80018ee:	e020      	b.n	8001932 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80018f0:	f7ff fbf4 	bl	80010dc <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b05      	cmp	r3, #5
 80018fc:	d919      	bls.n	8001932 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001902:	f043 0210 	orr.w	r2, r3, #16
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2203      	movs	r2, #3
 800190e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001922:	2201      	movs	r2, #1
 8001924:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e02e      	b.n	8001990 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0d7      	beq.n	80018f0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	695a      	ldr	r2, [r3, #20]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0202 	orr.w	r2, r2, #2
 800194e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2204      	movs	r2, #4
 8001954:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001960:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800196e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001972:	2b00      	cmp	r3, #0
 8001974:	d007      	beq.n	8001986 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800197a:	2201      	movs	r2, #1
 800197c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2200      	movs	r2, #0
 8001984:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e019      	b.n	80019de <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d004      	beq.n	80019c0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2220      	movs	r2, #32
 80019ba:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e00e      	b.n	80019de <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2204      	movs	r2, #4
 80019c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6812      	ldr	r2, [r2, #0]
 80019d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80019fa:	f023 030f 	bic.w	r3, r3, #15
 80019fe:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a08:	3b50      	subs	r3, #80	@ 0x50
 8001a0a:	09db      	lsrs	r3, r3, #7
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	2201      	movs	r2, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 813b 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d011      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00a      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a4e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a54:	f043 0201 	orr.w	r2, r3, #1
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d011      	beq.n	8001a8e <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d00a      	beq.n	8001a8e <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a80:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a86:	f043 0202 	orr.w	r2, r3, #2
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d011      	beq.n	8001ac0 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d00a      	beq.n	8001ac0 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ab2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab8:	f043 0204 	orr.w	r2, r3, #4
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d011      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00a      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ae4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aea:	f043 0208 	orr.w	r2, r3, #8
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d013      	beq.n	8001b28 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d00c      	beq.n	8001b28 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b16:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d04c      	beq.n	8001bd0 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d045      	beq.n	8001bd0 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b4c:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d12e      	bne.n	8001bb8 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	695a      	ldr	r2, [r3, #20]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b68:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0202 	orr.w	r2, r2, #2
 8001b78:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d007      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b92:	2201      	movs	r2, #1
 8001b94:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d07a      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	4798      	blx	r3
        }

        return;
 8001bb6:	e075      	b.n	8001ca4 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2205      	movs	r2, #5
 8001bbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d039      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	695b      	ldr	r3, [r3, #20]
 8001be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d032      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d012      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d116      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d111      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c18:	2201      	movs	r2, #1
 8001c1a:	731a      	strb	r2, [r3, #12]
 8001c1c:	e008      	b.n	8001c30 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d103      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001c38:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d025      	beq.n	8001ca6 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	695a      	ldr	r2, [r3, #20]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f042 0202 	orr.w	r2, r2, #2
 8001c68:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c82:	2201      	movs	r2, #1
 8001c84:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d007      	beq.n	8001ca6 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	4798      	blx	r3
 8001c9e:	e002      	b.n	8001ca6 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001ca0:	bf00      	nop
 8001ca2:	e000      	b.n	8001ca6 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001ca4:	bf00      	nop
    }
  }
}
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e02b      	b.n	8001d30 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001ce0:	f023 030f 	bic.w	r3, r3, #15
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cee:	3b50      	subs	r3, #80	@ 0x50
 8001cf0:	09db      	lsrs	r3, r3, #7
 8001cf2:	f003 031f 	and.w	r3, r3, #31
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	f003 0310 	and.w	r3, r3, #16
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d012      	beq.n	8001d2e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	f003 0311 	and.w	r3, r3, #17
 8001d0e:	2b11      	cmp	r3, #17
 8001d10:	d106      	bne.n	8001d20 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	e006      	b.n	8001d2e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	401a      	ands	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
 8001d48:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d50:	0c1b      	lsrs	r3, r3, #16
 8001d52:	041b      	lsls	r3, r3, #16
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	b291      	uxth	r1, r2
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	6812      	ldr	r2, [r2, #0]
 8001d5c:	430b      	orrs	r3, r1
 8001d5e:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001d68:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d7a:	bf00      	nop
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
	...

08001d88 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a82      	ldr	r2, [pc, #520]	@ (8001fd0 <DMA_Init+0x248>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d04a      	beq.n	8001e62 <DMA_Init+0xda>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a80      	ldr	r2, [pc, #512]	@ (8001fd4 <DMA_Init+0x24c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d045      	beq.n	8001e62 <DMA_Init+0xda>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a7f      	ldr	r2, [pc, #508]	@ (8001fd8 <DMA_Init+0x250>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d040      	beq.n	8001e62 <DMA_Init+0xda>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a7d      	ldr	r2, [pc, #500]	@ (8001fdc <DMA_Init+0x254>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d03b      	beq.n	8001e62 <DMA_Init+0xda>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a7c      	ldr	r2, [pc, #496]	@ (8001fe0 <DMA_Init+0x258>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d036      	beq.n	8001e62 <DMA_Init+0xda>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a7a      	ldr	r2, [pc, #488]	@ (8001fe4 <DMA_Init+0x25c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d031      	beq.n	8001e62 <DMA_Init+0xda>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a79      	ldr	r2, [pc, #484]	@ (8001fe8 <DMA_Init+0x260>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d02c      	beq.n	8001e62 <DMA_Init+0xda>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a77      	ldr	r2, [pc, #476]	@ (8001fec <DMA_Init+0x264>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d027      	beq.n	8001e62 <DMA_Init+0xda>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a76      	ldr	r2, [pc, #472]	@ (8001ff0 <DMA_Init+0x268>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d022      	beq.n	8001e62 <DMA_Init+0xda>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a74      	ldr	r2, [pc, #464]	@ (8001ff4 <DMA_Init+0x26c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d01d      	beq.n	8001e62 <DMA_Init+0xda>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a73      	ldr	r2, [pc, #460]	@ (8001ff8 <DMA_Init+0x270>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d018      	beq.n	8001e62 <DMA_Init+0xda>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a71      	ldr	r2, [pc, #452]	@ (8001ffc <DMA_Init+0x274>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d013      	beq.n	8001e62 <DMA_Init+0xda>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a70      	ldr	r2, [pc, #448]	@ (8002000 <DMA_Init+0x278>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00e      	beq.n	8001e62 <DMA_Init+0xda>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a6e      	ldr	r2, [pc, #440]	@ (8002004 <DMA_Init+0x27c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d009      	beq.n	8001e62 <DMA_Init+0xda>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a6d      	ldr	r2, [pc, #436]	@ (8002008 <DMA_Init+0x280>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d004      	beq.n	8001e62 <DMA_Init+0xda>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a6b      	ldr	r2, [pc, #428]	@ (800200c <DMA_Init+0x284>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d101      	bne.n	8001e66 <DMA_Init+0xde>
 8001e62:	2301      	movs	r3, #1
 8001e64:	e000      	b.n	8001e68 <DMA_Init+0xe0>
 8001e66:	2300      	movs	r3, #0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d012      	beq.n	8001e92 <DMA_Init+0x10a>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e74:	3b01      	subs	r3, #1
 8001e76:	051b      	lsls	r3, r3, #20
 8001e78:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001e7c:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e82:	3b01      	subs	r3, #1
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001e8a:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb6:	d159      	bne.n	8001f6c <DMA_Init+0x1e4>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a44      	ldr	r2, [pc, #272]	@ (8001fd0 <DMA_Init+0x248>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d04a      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a43      	ldr	r2, [pc, #268]	@ (8001fd4 <DMA_Init+0x24c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d045      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a41      	ldr	r2, [pc, #260]	@ (8001fd8 <DMA_Init+0x250>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d040      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a40      	ldr	r2, [pc, #256]	@ (8001fdc <DMA_Init+0x254>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d03b      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a3e      	ldr	r2, [pc, #248]	@ (8001fe0 <DMA_Init+0x258>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d036      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a3d      	ldr	r2, [pc, #244]	@ (8001fe4 <DMA_Init+0x25c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d031      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a3b      	ldr	r2, [pc, #236]	@ (8001fe8 <DMA_Init+0x260>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02c      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a3a      	ldr	r2, [pc, #232]	@ (8001fec <DMA_Init+0x264>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d027      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a38      	ldr	r2, [pc, #224]	@ (8001ff0 <DMA_Init+0x268>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d022      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a37      	ldr	r2, [pc, #220]	@ (8001ff4 <DMA_Init+0x26c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d01d      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a35      	ldr	r2, [pc, #212]	@ (8001ff8 <DMA_Init+0x270>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d018      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a34      	ldr	r2, [pc, #208]	@ (8001ffc <DMA_Init+0x274>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d013      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a32      	ldr	r2, [pc, #200]	@ (8002000 <DMA_Init+0x278>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00e      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a31      	ldr	r2, [pc, #196]	@ (8002004 <DMA_Init+0x27c>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d009      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a2f      	ldr	r2, [pc, #188]	@ (8002008 <DMA_Init+0x280>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d004      	beq.n	8001f58 <DMA_Init+0x1d0>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a2e      	ldr	r2, [pc, #184]	@ (800200c <DMA_Init+0x284>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d101      	bne.n	8001f5c <DMA_Init+0x1d4>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <DMA_Init+0x1d6>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00d      	beq.n	8001f7e <DMA_Init+0x1f6>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	e008      	b.n	8001f7e <DMA_Init+0x1f6>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f74:	d103      	bne.n	8001f7e <DMA_Init+0x1f6>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f7c:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f8e:	4b20      	ldr	r3, [pc, #128]	@ (8002010 <DMA_Init+0x288>)
 8001f90:	4013      	ands	r3, r2
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6812      	ldr	r2, [r2, #0]
 8001f96:	68f9      	ldr	r1, [r7, #12]
 8001f98:	430b      	orrs	r3, r1
 8001f9a:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8001fe8 <DMA_Init+0x260>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d00e      	beq.n	8001fcc <DMA_Init+0x244>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001fec <DMA_Init+0x264>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d009      	beq.n	8001fcc <DMA_Init+0x244>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a12      	ldr	r2, [pc, #72]	@ (8002008 <DMA_Init+0x280>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d004      	beq.n	8001fcc <DMA_Init+0x244>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a11      	ldr	r2, [pc, #68]	@ (800200c <DMA_Init+0x284>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d123      	bne.n	8002014 <DMA_Init+0x28c>
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e022      	b.n	8002016 <DMA_Init+0x28e>
 8001fd0:	40020050 	.word	0x40020050
 8001fd4:	400200d0 	.word	0x400200d0
 8001fd8:	40020150 	.word	0x40020150
 8001fdc:	400201d0 	.word	0x400201d0
 8001fe0:	40020250 	.word	0x40020250
 8001fe4:	400202d0 	.word	0x400202d0
 8001fe8:	40020350 	.word	0x40020350
 8001fec:	400203d0 	.word	0x400203d0
 8001ff0:	40021050 	.word	0x40021050
 8001ff4:	400210d0 	.word	0x400210d0
 8001ff8:	40021150 	.word	0x40021150
 8001ffc:	400211d0 	.word	0x400211d0
 8002000:	40021250 	.word	0x40021250
 8002004:	400212d0 	.word	0x400212d0
 8002008:	40021350 	.word	0x40021350
 800200c:	400213d0 	.word	0x400213d0
 8002010:	3cc02100 	.word	0x3cc02100
 8002014:	2300      	movs	r3, #0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d007      	beq.n	800202a <DMA_Init+0x2a2>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2200      	movs	r2, #0
 8002020:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2200      	movs	r2, #0
 8002028:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2200      	movs	r2, #0
 8002030:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop

08002040 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d003      	beq.n	8002056 <HAL_DMAEx_List_Start_IT+0x16>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e088      	b.n	800216c <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_DMAEx_List_Start_IT+0x26>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e082      	b.n	800216c <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800206c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002078:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800207a:	7dfb      	ldrb	r3, [r7, #23]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d005      	beq.n	800208c <HAL_DMAEx_List_Start_IT+0x4c>
 8002080:	7dfb      	ldrb	r3, [r7, #23]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d16a      	bne.n	800215c <HAL_DMAEx_List_Start_IT+0x11c>
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d067      	beq.n	800215c <HAL_DMAEx_List_Start_IT+0x11c>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b01      	cmp	r3, #1
 8002096:	d157      	bne.n	8002148 <HAL_DMAEx_List_Start_IT+0x108>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_DMAEx_List_Start_IT+0x66>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e062      	b.n	800216c <HAL_DMAEx_List_Start_IT+0x12c>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2202      	movs	r2, #2
 80020b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ba:	2202      	movs	r2, #2
 80020bc:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	695a      	ldr	r2, [r3, #20]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80020da:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d007      	beq.n	80020f4 <HAL_DMAEx_List_Start_IT+0xb4>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	695a      	ldr	r2, [r3, #20]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020f2:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <HAL_DMAEx_List_Start_IT+0xcc>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	695a      	ldr	r2, [r3, #20]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800210a:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f107 010c 	add.w	r1, r7, #12
 8002116:	2200      	movs	r2, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f000 f82b 	bl	8002174 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	0c0b      	lsrs	r3, r1, #16
 800212c:	041b      	lsls	r3, r3, #16
 800212e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800213c:	4013      	ands	r3, r2
 800213e:	68f9      	ldr	r1, [r7, #12]
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	430b      	orrs	r3, r1
 8002146:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f042 0201 	orr.w	r2, r2, #1
 8002156:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	e007      	b.n	800216c <HAL_DMAEx_List_Start_IT+0x12c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2240      	movs	r2, #64	@ 0x40
 8002160:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00c      	beq.n	80021a6 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	4a0d      	ldr	r2, [pc, #52]	@ (80021cc <DMA_List_GetCLLRNodeInfo+0x58>)
 8002196:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00f      	beq.n	80021be <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2207      	movs	r2, #7
 80021a2:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80021a4:	e00b      	b.n	80021be <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d002      	beq.n	80021b2 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4a08      	ldr	r2, [pc, #32]	@ (80021d0 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80021b0:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d002      	beq.n	80021be <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2205      	movs	r2, #5
 80021bc:	601a      	str	r2, [r3, #0]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	fe010000 	.word	0xfe010000
 80021d0:	f8010000 	.word	0xf8010000

080021d4 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <HAL_FLASH_Program+0x74>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80021e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021ea:	f000 f873 	bl	80022d4 <FLASH_WaitForLastOperation>
 80021ee:	4603      	mov	r3, r0
 80021f0:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80021f2:	7dfb      	ldrb	r3, [r7, #23]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d121      	bne.n	800223c <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 80021f8:	4a13      	ldr	r2, [pc, #76]	@ (8002248 <HAL_FLASH_Program+0x74>)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 80021fe:	4b13      	ldr	r3, [pc, #76]	@ (800224c <HAL_FLASH_Program+0x78>)
 8002200:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002208:	2b02      	cmp	r3, #2
 800220a:	d104      	bne.n	8002216 <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	68b8      	ldr	r0, [r7, #8]
 8002210:	f000 f8ae 	bl	8002370 <FLASH_Program_QuadWord>
 8002214:	e003      	b.n	800221e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	68b8      	ldr	r0, [r7, #8]
 800221a:	f000 f8e5 	bl	80023e8 <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800221e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002222:	f000 f857 	bl	80022d4 <FLASH_WaitForLastOperation>
 8002226:	4603      	mov	r3, r0
 8002228:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002234:	43db      	mvns	r3, r3
 8002236:	401a      	ands	r2, r3
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 800223c:	7dfb      	ldrb	r3, [r7, #23]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	2000000c 	.word	0x2000000c
 800224c:	40022028 	.word	0x40022028

08002250 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 800225a:	4b0d      	ldr	r3, [pc, #52]	@ (8002290 <HAL_FLASH_Unlock+0x40>)
 800225c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00d      	beq.n	8002282 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8002266:	4b0a      	ldr	r3, [pc, #40]	@ (8002290 <HAL_FLASH_Unlock+0x40>)
 8002268:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <HAL_FLASH_Unlock+0x44>)
 800226a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 800226c:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <HAL_FLASH_Unlock+0x40>)
 800226e:	4a0a      	ldr	r2, [pc, #40]	@ (8002298 <HAL_FLASH_Unlock+0x48>)
 8002270:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8002272:	4b07      	ldr	r3, [pc, #28]	@ (8002290 <HAL_FLASH_Unlock+0x40>)
 8002274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8002282:	79fb      	ldrb	r3, [r7, #7]
}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40022000 	.word	0x40022000
 8002294:	45670123 	.word	0x45670123
 8002298:	cdef89ab 	.word	0xcdef89ab

0800229c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <HAL_FLASH_Lock+0x34>)
 80022a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022aa:	4a09      	ldr	r2, [pc, #36]	@ (80022d0 <HAL_FLASH_Lock+0x34>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 80022b2:	4b07      	ldr	r3, [pc, #28]	@ (80022d0 <HAL_FLASH_Lock+0x34>)
 80022b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80022c2:	79fb      	ldrb	r3, [r7, #7]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	40022000 	.word	0x40022000

080022d4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 80022dc:	f7fe fefe 	bl	80010dc <HAL_GetTick>
 80022e0:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 80022e2:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <FLASH_WaitForLastOperation+0x90>)
 80022e4:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80022e6:	e010      	b.n	800230a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022ee:	d00c      	beq.n	800230a <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022f0:	f7fe fef4 	bl	80010dc <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d302      	bcc.n	8002306 <FLASH_WaitForLastOperation+0x32>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e027      	b.n	800235a <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 030b 	and.w	r3, r3, #11
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1e8      	bne.n	80022e8 <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 8002316:	4b14      	ldr	r3, [pc, #80]	@ (8002368 <FLASH_WaitForLastOperation+0x94>)
 8002318:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 8002322:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d00c      	beq.n	8002344 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <FLASH_WaitForLastOperation+0x98>)
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	4313      	orrs	r3, r2
 8002332:	4a0e      	ldr	r2, [pc, #56]	@ (800236c <FLASH_WaitForLastOperation+0x98>)
 8002334:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e00a      	b.n	800235a <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002356:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40022020 	.word	0x40022020
 8002368:	40022030 	.word	0x40022030
 800236c:	2000000c 	.word	0x2000000c

08002370 <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8002370:	b480      	push	{r7}
 8002372:	b08b      	sub	sp, #44	@ 0x2c
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 800237a:	2304      	movs	r3, #4
 800237c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <FLASH_Program_QuadWord+0x74>)
 800238a:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f043 0202 	orr.w	r2, r3, #2
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002398:	f3ef 8310 	mrs	r3, PRIMASK
 800239c:	613b      	str	r3, [r7, #16]
  return(result);
 800239e:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80023a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80023a2:	b672      	cpsid	i
}
 80023a4:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	3304      	adds	r3, #4
 80023b2:	623b      	str	r3, [r7, #32]
    src_addr++;
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	3304      	adds	r3, #4
 80023b8:	61fb      	str	r3, [r7, #28]
    index--;
 80023ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023be:	3b01      	subs	r3, #1
 80023c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 80023c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1ec      	bne.n	80023a6 <FLASH_Program_QuadWord+0x36>
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f383 8810 	msr	PRIMASK, r3
}
 80023d6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80023d8:	bf00      	nop
 80023da:	372c      	adds	r7, #44	@ 0x2c
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	40022028 	.word	0x40022028

080023e8 <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80023f2:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <FLASH_Program_HalfWord+0x30>)
 80023f4:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f043 0202 	orr.w	r2, r3, #2
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	8812      	ldrh	r2, [r2, #0]
 8002408:	b292      	uxth	r2, r2
 800240a:	801a      	strh	r2, [r3, #0]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40022028 	.word	0x40022028

0800241c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002426:	4b33      	ldr	r3, [pc, #204]	@ (80024f4 <HAL_FLASHEx_Erase+0xd8>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_FLASHEx_Erase+0x16>
 800242e:	2302      	movs	r3, #2
 8002430:	e05c      	b.n	80024ec <HAL_FLASHEx_Erase+0xd0>
 8002432:	4b30      	ldr	r3, [pc, #192]	@ (80024f4 <HAL_FLASHEx_Erase+0xd8>)
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002438:	4b2e      	ldr	r3, [pc, #184]	@ (80024f4 <HAL_FLASHEx_Erase+0xd8>)
 800243a:	2200      	movs	r2, #0
 800243c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800243e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002442:	f7ff ff47 	bl	80022d4 <FLASH_WaitForLastOperation>
 8002446:	4603      	mov	r3, r0
 8002448:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800244a:	7dfb      	ldrb	r3, [r7, #23]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d149      	bne.n	80024e4 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a27      	ldr	r2, [pc, #156]	@ (80024f4 <HAL_FLASHEx_Erase+0xd8>)
 8002456:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 8002458:	4b27      	ldr	r3, [pc, #156]	@ (80024f8 <HAL_FLASHEx_Erase+0xdc>)
 800245a:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002464:	f248 0208 	movw	r2, #32776	@ 0x8008
 8002468:	4293      	cmp	r3, r2
 800246a:	d10b      	bne.n	8002484 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f843 	bl	80024fc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002476:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800247a:	f7ff ff2b 	bl	80022d4 <FLASH_WaitForLastOperation>
 800247e:	4603      	mov	r3, r0
 8002480:	75fb      	strb	r3, [r7, #23]
 8002482:	e025      	b.n	80024d0 <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800248a:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	e015      	b.n	80024c0 <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4619      	mov	r1, r3
 800249a:	6938      	ldr	r0, [r7, #16]
 800249c:	f000 f866 	bl	800256c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80024a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024a4:	f7ff ff16 	bl	80022d4 <FLASH_WaitForLastOperation>
 80024a8:	4603      	mov	r3, r0
 80024aa:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 80024ac:	7dfb      	ldrb	r3, [r7, #23]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	601a      	str	r2, [r3, #0]
          break;
 80024b8:	e00a      	b.n	80024d0 <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	3301      	adds	r3, #1
 80024be:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	4413      	add	r3, r2
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d3e1      	bcc.n	8002494 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024dc:	43db      	mvns	r3, r3
 80024de:	401a      	ands	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80024e4:	4b03      	ldr	r3, [pc, #12]	@ (80024f4 <HAL_FLASHEx_Erase+0xd8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]

  return status;
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	2000000c 	.word	0x2000000c
 80024f8:	40022028 	.word	0x40022028

080024fc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002504:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <FLASH_MassErase+0x6c>)
 8002506:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	2b03      	cmp	r3, #3
 8002510:	d108      	bne.n	8002524 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800251a:	f043 0320 	orr.w	r3, r3, #32
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 8002522:	e01b      	b.n	800255c <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d009      	beq.n	8002542 <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002536:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800253a:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002554:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	6013      	str	r3, [r2, #0]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	40022028 	.word	0x40022028

0800256c <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <FLASH_Erase_Sector+0x6c>)
 8002578:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d011      	beq.n	80025a8 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800258c:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	019b      	lsls	r3, r3, #6
 800259c:	4313      	orrs	r3, r2
 800259e:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 80025a6:	e010      	b.n	80025ca <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	019b      	lsls	r3, r3, #6
 80025bc:	4313      	orrs	r3, r2
 80025be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025c2:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	6013      	str	r3, [r2, #0]
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40022028 	.word	0x40022028

080025dc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80025ea:	e142      	b.n	8002872 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2101      	movs	r1, #1
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8134 	beq.w	800286c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d003      	beq.n	8002614 <HAL_GPIO_Init+0x38>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2b12      	cmp	r3, #18
 8002612:	d125      	bne.n	8002660 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	08da      	lsrs	r2, r3, #3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3208      	adds	r2, #8
 800261c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002620:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	220f      	movs	r2, #15
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4013      	ands	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	f003 020f 	and.w	r2, r3, #15
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	08da      	lsrs	r2, r3, #3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3208      	adds	r2, #8
 800265a:	6979      	ldr	r1, [r7, #20]
 800265c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	2203      	movs	r2, #3
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0203 	and.w	r2, r3, #3
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	4313      	orrs	r3, r2
 800268c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d00b      	beq.n	80026b4 <HAL_GPIO_Init+0xd8>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d007      	beq.n	80026b4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026a8:	2b11      	cmp	r3, #17
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b12      	cmp	r3, #18
 80026b2:	d130      	bne.n	8002716 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2203      	movs	r2, #3
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4013      	ands	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	4313      	orrs	r3, r2
 80026dc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026ea:	2201      	movs	r2, #1
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	4013      	ands	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	091b      	lsrs	r3, r3, #4
 8002700:	f003 0201 	and.w	r2, r3, #1
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4313      	orrs	r3, r2
 800270e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b03      	cmp	r3, #3
 8002720:	d109      	bne.n	8002736 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800272a:	2b03      	cmp	r3, #3
 800272c:	d11b      	bne.n	8002766 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d017      	beq.n	8002766 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	2203      	movs	r2, #3
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	4013      	ands	r3, r2
 800274c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d07c      	beq.n	800286c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002772:	4a47      	ldr	r2, [pc, #284]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	089b      	lsrs	r3, r3, #2
 8002778:	3318      	adds	r3, #24
 800277a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	220f      	movs	r2, #15
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43db      	mvns	r3, r3
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4013      	ands	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	0a9a      	lsrs	r2, r3, #10
 800279a:	4b3e      	ldr	r3, [pc, #248]	@ (8002894 <HAL_GPIO_Init+0x2b8>)
 800279c:	4013      	ands	r3, r2
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	f002 0203 	and.w	r2, r2, #3
 80027a4:	00d2      	lsls	r2, r2, #3
 80027a6:	4093      	lsls	r3, r2
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80027ae:	4938      	ldr	r1, [pc, #224]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	089b      	lsrs	r3, r3, #2
 80027b4:	3318      	adds	r3, #24
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80027bc:	4b34      	ldr	r3, [pc, #208]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	43db      	mvns	r3, r3
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	4013      	ands	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4313      	orrs	r3, r2
 80027de:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80027e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80027e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	4013      	ands	r3, r2
 80027f4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800280a:	4a21      	ldr	r2, [pc, #132]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002810:	4b1f      	ldr	r3, [pc, #124]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 8002812:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002816:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	43db      	mvns	r3, r3
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4013      	ands	r3, r2
 8002820:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002836:	4a16      	ldr	r2, [pc, #88]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800283e:	4b14      	ldr	r3, [pc, #80]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 8002840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002844:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	43db      	mvns	r3, r3
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	4013      	ands	r3, r2
 800284e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002864:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <HAL_GPIO_Init+0x2b4>)
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	3301      	adds	r3, #1
 8002870:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	fa22 f303 	lsr.w	r3, r2, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	f47f aeb5 	bne.w	80025ec <HAL_GPIO_Init+0x10>
  }
}
 8002882:	bf00      	nop
 8002884:	bf00      	nop
 8002886:	371c      	adds	r7, #28
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	44022000 	.word	0x44022000
 8002894:	002f7f7f 	.word	0x002f7f7f

08002898 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002898:	b480      	push	{r7}
 800289a:	b087      	sub	sp, #28
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80028a6:	e0a0      	b.n	80029ea <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80028a8:	2201      	movs	r2, #1
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	4013      	ands	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 8093 	beq.w	80029e4 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80028be:	4a52      	ldr	r2, [pc, #328]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	089b      	lsrs	r3, r3, #2
 80028c4:	3318      	adds	r3, #24
 80028c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ca:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	220f      	movs	r2, #15
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	4013      	ands	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	0a9a      	lsrs	r2, r3, #10
 80028e4:	4b49      	ldr	r3, [pc, #292]	@ (8002a0c <HAL_GPIO_DeInit+0x174>)
 80028e6:	4013      	ands	r3, r2
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	f002 0203 	and.w	r2, r2, #3
 80028ee:	00d2      	lsls	r2, r2, #3
 80028f0:	4093      	lsls	r3, r2
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d136      	bne.n	8002966 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80028f8:	4b43      	ldr	r3, [pc, #268]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 80028fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	43db      	mvns	r3, r3
 8002902:	4941      	ldr	r1, [pc, #260]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 8002904:	4013      	ands	r3, r2
 8002906:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800290a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 800290c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	43db      	mvns	r3, r3
 8002914:	493c      	ldr	r1, [pc, #240]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 8002916:	4013      	ands	r3, r2
 8002918:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800291c:	4b3a      	ldr	r3, [pc, #232]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	43db      	mvns	r3, r3
 8002924:	4938      	ldr	r1, [pc, #224]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 8002926:	4013      	ands	r3, r2
 8002928:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800292a:	4b37      	ldr	r3, [pc, #220]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	43db      	mvns	r3, r3
 8002932:	4935      	ldr	r1, [pc, #212]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 8002934:	4013      	ands	r3, r2
 8002936:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	220f      	movs	r2, #15
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002948:	4a2f      	ldr	r2, [pc, #188]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	089b      	lsrs	r3, r3, #2
 800294e:	3318      	adds	r3, #24
 8002950:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	43da      	mvns	r2, r3
 8002958:	482b      	ldr	r0, [pc, #172]	@ (8002a08 <HAL_GPIO_DeInit+0x170>)
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	089b      	lsrs	r3, r3, #2
 800295e:	400a      	ands	r2, r1
 8002960:	3318      	adds	r3, #24
 8002962:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	2103      	movs	r1, #3
 8002970:	fa01 f303 	lsl.w	r3, r1, r3
 8002974:	431a      	orrs	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	08da      	lsrs	r2, r3, #3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3208      	adds	r2, #8
 8002982:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	220f      	movs	r2, #15
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	08d2      	lsrs	r2, r2, #3
 800299a:	4019      	ands	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2103      	movs	r1, #3
 80029ae:	fa01 f303 	lsl.w	r3, r1, r3
 80029b2:	43db      	mvns	r3, r3
 80029b4:	401a      	ands	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	2101      	movs	r1, #1
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	fa01 f303 	lsl.w	r3, r1, r3
 80029c6:	43db      	mvns	r3, r3
 80029c8:	401a      	ands	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	2103      	movs	r1, #3
 80029d8:	fa01 f303 	lsl.w	r3, r1, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	401a      	ands	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa22 f303 	lsr.w	r3, r2, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f47f af58 	bne.w	80028a8 <HAL_GPIO_DeInit+0x10>
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	44022000 	.word	0x44022000
 8002a0c:	002f7f7f 	.word	0x002f7f7f

08002a10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d102      	bne.n	8002a24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	f000 bc28 	b.w	8003274 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a24:	4b94      	ldr	r3, [pc, #592]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	f003 0318 	and.w	r3, r3, #24
 8002a2c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002a2e:	4b92      	ldr	r3, [pc, #584]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0310 	and.w	r3, r3, #16
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d05b      	beq.n	8002afc <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	2b08      	cmp	r3, #8
 8002a48:	d005      	beq.n	8002a56 <HAL_RCC_OscConfig+0x46>
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	2b18      	cmp	r3, #24
 8002a4e:	d114      	bne.n	8002a7a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d111      	bne.n	8002a7a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d102      	bne.n	8002a64 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	f000 bc08 	b.w	8003274 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002a64:	4b84      	ldr	r3, [pc, #528]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	041b      	lsls	r3, r3, #16
 8002a72:	4981      	ldr	r1, [pc, #516]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002a78:	e040      	b.n	8002afc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d023      	beq.n	8002aca <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002a82:	4b7d      	ldr	r3, [pc, #500]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a7c      	ldr	r2, [pc, #496]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a8e:	f7fe fb25 	bl	80010dc <HAL_GetTick>
 8002a92:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002a96:	f7fe fb21 	bl	80010dc <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e3e5      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002aa8:	4b73      	ldr	r3, [pc, #460]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d0f0      	beq.n	8002a96 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002ab4:	4b70      	ldr	r3, [pc, #448]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	041b      	lsls	r3, r3, #16
 8002ac2:	496d      	ldr	r1, [pc, #436]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	618b      	str	r3, [r1, #24]
 8002ac8:	e018      	b.n	8002afc <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002aca:	4b6b      	ldr	r3, [pc, #428]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a6a      	ldr	r2, [pc, #424]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad6:	f7fe fb01 	bl	80010dc <HAL_GetTick>
 8002ada:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002ade:	f7fe fafd 	bl	80010dc <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e3c1      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002af0:	4b61      	ldr	r3, [pc, #388]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1f0      	bne.n	8002ade <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80a0 	beq.w	8002c4a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d005      	beq.n	8002b1c <HAL_RCC_OscConfig+0x10c>
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	2b18      	cmp	r3, #24
 8002b14:	d109      	bne.n	8002b2a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2b03      	cmp	r3, #3
 8002b1a:	d106      	bne.n	8002b2a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f040 8092 	bne.w	8002c4a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e3a4      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x132>
 8002b34:	4b50      	ldr	r3, [pc, #320]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a4f      	ldr	r2, [pc, #316]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	e058      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1e4>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d112      	bne.n	8002b70 <HAL_RCC_OscConfig+0x160>
 8002b4a:	4b4b      	ldr	r3, [pc, #300]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a4a      	ldr	r2, [pc, #296]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	4b48      	ldr	r3, [pc, #288]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a47      	ldr	r2, [pc, #284]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	4b45      	ldr	r3, [pc, #276]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a44      	ldr	r2, [pc, #272]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	e041      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1e4>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b78:	d112      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x190>
 8002b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a3e      	ldr	r2, [pc, #248]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	4b3c      	ldr	r3, [pc, #240]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a3b      	ldr	r2, [pc, #236]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a38      	ldr	r2, [pc, #224]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e029      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1e4>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002ba8:	d112      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x1c0>
 8002baa:	4b33      	ldr	r3, [pc, #204]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a32      	ldr	r2, [pc, #200]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	4b30      	ldr	r3, [pc, #192]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a2f      	ldr	r2, [pc, #188]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a2c      	ldr	r2, [pc, #176]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	e011      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1e4>
 8002bd0:	4b29      	ldr	r3, [pc, #164]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a28      	ldr	r2, [pc, #160]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a25      	ldr	r2, [pc, #148]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	4b23      	ldr	r3, [pc, #140]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a22      	ldr	r2, [pc, #136]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002bee:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d013      	beq.n	8002c24 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bfc:	f7fe fa6e 	bl	80010dc <HAL_GetTick>
 8002c00:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002c04:	f7fe fa6a 	bl	80010dc <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b64      	cmp	r3, #100	@ 0x64
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e32e      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c16:	4b18      	ldr	r3, [pc, #96]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f0      	beq.n	8002c04 <HAL_RCC_OscConfig+0x1f4>
 8002c22:	e012      	b.n	8002c4a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c24:	f7fe fa5a 	bl	80010dc <HAL_GetTick>
 8002c28:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002c2c:	f7fe fa56 	bl	80010dc <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b64      	cmp	r3, #100	@ 0x64
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e31a      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c78 <HAL_RCC_OscConfig+0x268>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f0      	bne.n	8002c2c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f000 809a 	beq.w	8002d8c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <HAL_RCC_OscConfig+0x25a>
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	2b18      	cmp	r3, #24
 8002c62:	d149      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d146      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d104      	bne.n	8002c7c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e2fe      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
 8002c76:	bf00      	nop
 8002c78:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d11c      	bne.n	8002cbc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002c82:	4b9a      	ldr	r3, [pc, #616]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0218 	and.w	r2, r3, #24
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d014      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002c92:	4b96      	ldr	r3, [pc, #600]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 0218 	bic.w	r2, r3, #24
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	4993      	ldr	r1, [pc, #588]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002ca4:	f000 fdd0 	bl	8003848 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ca8:	4b91      	ldr	r3, [pc, #580]	@ (8002ef0 <HAL_RCC_OscConfig+0x4e0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fe f98b 	bl	8000fc8 <HAL_InitTick>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e2db      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7fe fa0e 	bl	80010dc <HAL_GetTick>
 8002cc0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002cc4:	f7fe fa0a 	bl	80010dc <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e2ce      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cd6:	4b85      	ldr	r3, [pc, #532]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002ce2:	4b82      	ldr	r3, [pc, #520]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	041b      	lsls	r3, r3, #16
 8002cf0:	497e      	ldr	r1, [pc, #504]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002cf6:	e049      	b.n	8002d8c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d02c      	beq.n	8002d5a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002d00:	4b7a      	ldr	r3, [pc, #488]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f023 0218 	bic.w	r2, r3, #24
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	4977      	ldr	r1, [pc, #476]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002d12:	4b76      	ldr	r3, [pc, #472]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a75      	ldr	r2, [pc, #468]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d1e:	f7fe f9dd 	bl	80010dc <HAL_GetTick>
 8002d22:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002d26:	f7fe f9d9 	bl	80010dc <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e29d      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d38:	4b6c      	ldr	r3, [pc, #432]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002d44:	4b69      	ldr	r3, [pc, #420]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	041b      	lsls	r3, r3, #16
 8002d52:	4966      	ldr	r1, [pc, #408]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	610b      	str	r3, [r1, #16]
 8002d58:	e018      	b.n	8002d8c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d5a:	4b64      	ldr	r3, [pc, #400]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a63      	ldr	r2, [pc, #396]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7fe f9b9 	bl	80010dc <HAL_GetTick>
 8002d6a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002d6e:	f7fe f9b5 	bl	80010dc <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e279      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d80:	4b5a      	ldr	r3, [pc, #360]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1f0      	bne.n	8002d6e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d03c      	beq.n	8002e12 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01c      	beq.n	8002dda <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da0:	4b52      	ldr	r3, [pc, #328]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002da2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002da6:	4a51      	ldr	r2, [pc, #324]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002da8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002dac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db0:	f7fe f994 	bl	80010dc <HAL_GetTick>
 8002db4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002db8:	f7fe f990 	bl	80010dc <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e254      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002dca:	4b48      	ldr	r3, [pc, #288]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ef      	beq.n	8002db8 <HAL_RCC_OscConfig+0x3a8>
 8002dd8:	e01b      	b.n	8002e12 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dda:	4b44      	ldr	r3, [pc, #272]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ddc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002de0:	4a42      	ldr	r2, [pc, #264]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002de2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002de6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dea:	f7fe f977 	bl	80010dc <HAL_GetTick>
 8002dee:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002df2:	f7fe f973 	bl	80010dc <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e237      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002e04:	4b39      	ldr	r3, [pc, #228]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1ef      	bne.n	8002df2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 80d2 	beq.w	8002fc4 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002e20:	4b34      	ldr	r3, [pc, #208]	@ (8002ef4 <HAL_RCC_OscConfig+0x4e4>)
 8002e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d118      	bne.n	8002e5e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002e2c:	4b31      	ldr	r3, [pc, #196]	@ (8002ef4 <HAL_RCC_OscConfig+0x4e4>)
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_RCC_OscConfig+0x4e4>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e38:	f7fe f950 	bl	80010dc <HAL_GetTick>
 8002e3c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e40:	f7fe f94c 	bl	80010dc <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e210      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002e52:	4b28      	ldr	r3, [pc, #160]	@ (8002ef4 <HAL_RCC_OscConfig+0x4e4>)
 8002e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d108      	bne.n	8002e78 <HAL_RCC_OscConfig+0x468>
 8002e66:	4b21      	ldr	r3, [pc, #132]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e76:	e074      	b.n	8002f62 <HAL_RCC_OscConfig+0x552>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d118      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x4a2>
 8002e80:	4b1a      	ldr	r3, [pc, #104]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e86:	4a19      	ldr	r2, [pc, #100]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e90:	4b16      	ldr	r3, [pc, #88]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e96:	4a15      	ldr	r2, [pc, #84]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002e98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ea0:	4b12      	ldr	r3, [pc, #72]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ea2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ea6:	4a11      	ldr	r2, [pc, #68]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ea8:	f023 0304 	bic.w	r3, r3, #4
 8002eac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eb0:	e057      	b.n	8002f62 <HAL_RCC_OscConfig+0x552>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	2b05      	cmp	r3, #5
 8002eb8:	d11e      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x4e8>
 8002eba:	4b0c      	ldr	r3, [pc, #48]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ec2:	f043 0304 	orr.w	r3, r3, #4
 8002ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eca:	4b08      	ldr	r3, [pc, #32]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ed0:	4a06      	ldr	r2, [pc, #24]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ed2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eda:	4b04      	ldr	r3, [pc, #16]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002edc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ee0:	4a02      	ldr	r2, [pc, #8]	@ (8002eec <HAL_RCC_OscConfig+0x4dc>)
 8002ee2:	f043 0301 	orr.w	r3, r3, #1
 8002ee6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eea:	e03a      	b.n	8002f62 <HAL_RCC_OscConfig+0x552>
 8002eec:	44020c00 	.word	0x44020c00
 8002ef0:	20000004 	.word	0x20000004
 8002ef4:	44020800 	.word	0x44020800
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	2b85      	cmp	r3, #133	@ 0x85
 8002efe:	d118      	bne.n	8002f32 <HAL_RCC_OscConfig+0x522>
 8002f00:	4ba2      	ldr	r3, [pc, #648]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f06:	4aa1      	ldr	r2, [pc, #644]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f08:	f043 0304 	orr.w	r3, r3, #4
 8002f0c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f10:	4b9e      	ldr	r3, [pc, #632]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f16:	4a9d      	ldr	r2, [pc, #628]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f20:	4b9a      	ldr	r3, [pc, #616]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f26:	4a99      	ldr	r2, [pc, #612]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f28:	f043 0301 	orr.w	r3, r3, #1
 8002f2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f30:	e017      	b.n	8002f62 <HAL_RCC_OscConfig+0x552>
 8002f32:	4b96      	ldr	r3, [pc, #600]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f38:	4a94      	ldr	r2, [pc, #592]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f42:	4b92      	ldr	r3, [pc, #584]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f48:	4a90      	ldr	r2, [pc, #576]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f4a:	f023 0304 	bic.w	r3, r3, #4
 8002f4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002f52:	4b8e      	ldr	r3, [pc, #568]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f58:	4a8c      	ldr	r2, [pc, #560]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d016      	beq.n	8002f98 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6a:	f7fe f8b7 	bl	80010dc <HAL_GetTick>
 8002f6e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f70:	e00a      	b.n	8002f88 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f72:	f7fe f8b3 	bl	80010dc <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e175      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f88:	4b80      	ldr	r3, [pc, #512]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002f8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0ed      	beq.n	8002f72 <HAL_RCC_OscConfig+0x562>
 8002f96:	e015      	b.n	8002fc4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f98:	f7fe f8a0 	bl	80010dc <HAL_GetTick>
 8002f9c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f9e:	e00a      	b.n	8002fb6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa0:	f7fe f89c 	bl	80010dc <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e15e      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fb6:	4b75      	ldr	r3, [pc, #468]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1ed      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0320 	and.w	r3, r3, #32
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d036      	beq.n	800303e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d019      	beq.n	800300c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002fd8:	4b6c      	ldr	r3, [pc, #432]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a6b      	ldr	r2, [pc, #428]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8002fde:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fe2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe4:	f7fe f87a 	bl	80010dc <HAL_GetTick>
 8002fe8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002fec:	f7fe f876 	bl	80010dc <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e13a      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ffe:	4b63      	ldr	r3, [pc, #396]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0f0      	beq.n	8002fec <HAL_RCC_OscConfig+0x5dc>
 800300a:	e018      	b.n	800303e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800300c:	4b5f      	ldr	r3, [pc, #380]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5e      	ldr	r2, [pc, #376]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003012:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003016:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7fe f860 	bl	80010dc <HAL_GetTick>
 800301c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003020:	f7fe f85c 	bl	80010dc <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e120      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003032:	4b56      	ldr	r3, [pc, #344]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003042:	2b00      	cmp	r3, #0
 8003044:	f000 8115 	beq.w	8003272 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	2b18      	cmp	r3, #24
 800304c:	f000 80af 	beq.w	80031ae <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003054:	2b02      	cmp	r3, #2
 8003056:	f040 8086 	bne.w	8003166 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800305a:	4b4c      	ldr	r3, [pc, #304]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a4b      	ldr	r2, [pc, #300]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003060:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003064:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003066:	f7fe f839 	bl	80010dc <HAL_GetTick>
 800306a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800306e:	f7fe f835 	bl	80010dc <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0f9      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003080:	4b42      	ldr	r3, [pc, #264]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1f0      	bne.n	800306e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800308c:	4b3f      	ldr	r3, [pc, #252]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800308e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003090:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003094:	f023 0303 	bic.w	r3, r3, #3
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030a0:	0212      	lsls	r2, r2, #8
 80030a2:	430a      	orrs	r2, r1
 80030a4:	4939      	ldr	r1, [pc, #228]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	628b      	str	r3, [r1, #40]	@ 0x28
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b8:	3b01      	subs	r3, #1
 80030ba:	025b      	lsls	r3, r3, #9
 80030bc:	b29b      	uxth	r3, r3
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	3b01      	subs	r3, #1
 80030c6:	041b      	lsls	r3, r3, #16
 80030c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80030cc:	431a      	orrs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d2:	3b01      	subs	r3, #1
 80030d4:	061b      	lsls	r3, r3, #24
 80030d6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80030da:	492c      	ldr	r1, [pc, #176]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80030e0:	4b2a      	ldr	r3, [pc, #168]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e4:	4a29      	ldr	r2, [pc, #164]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030e6:	f023 0310 	bic.w	r3, r3, #16
 80030ea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f0:	4a26      	ldr	r2, [pc, #152]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80030f6:	4b25      	ldr	r3, [pc, #148]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fa:	4a24      	ldr	r2, [pc, #144]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 80030fc:	f043 0310 	orr.w	r3, r3, #16
 8003100:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003102:	4b22      	ldr	r3, [pc, #136]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003106:	f023 020c 	bic.w	r2, r3, #12
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	491f      	ldr	r1, [pc, #124]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003110:	4313      	orrs	r3, r2
 8003112:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003114:	4b1d      	ldr	r3, [pc, #116]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	f023 0220 	bic.w	r2, r3, #32
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003120:	491a      	ldr	r1, [pc, #104]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003122:	4313      	orrs	r3, r2
 8003124:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003126:	4b19      	ldr	r3, [pc, #100]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312a:	4a18      	ldr	r2, [pc, #96]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800312c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003130:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003132:	4b16      	ldr	r3, [pc, #88]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a15      	ldr	r2, [pc, #84]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003138:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800313c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7fd ffcd 	bl	80010dc <HAL_GetTick>
 8003142:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003146:	f7fd ffc9 	bl	80010dc <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e08d      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003158:	4b0c      	ldr	r3, [pc, #48]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCC_OscConfig+0x736>
 8003164:	e085      	b.n	8003272 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003166:	4b09      	ldr	r3, [pc, #36]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a08      	ldr	r2, [pc, #32]	@ (800318c <HAL_RCC_OscConfig+0x77c>)
 800316c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003172:	f7fd ffb3 	bl	80010dc <HAL_GetTick>
 8003176:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003178:	e00a      	b.n	8003190 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800317a:	f7fd ffaf 	bl	80010dc <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d903      	bls.n	8003190 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e073      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
 800318c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003190:	4b3a      	ldr	r3, [pc, #232]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1ee      	bne.n	800317a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800319c:	4b37      	ldr	r3, [pc, #220]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	4a36      	ldr	r2, [pc, #216]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 80031a2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80031a6:	f023 0303 	bic.w	r3, r3, #3
 80031aa:	6293      	str	r3, [r2, #40]	@ 0x28
 80031ac:	e061      	b.n	8003272 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80031ae:	4b33      	ldr	r3, [pc, #204]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 80031b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031b4:	4b31      	ldr	r3, [pc, #196]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 80031b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d031      	beq.n	8003226 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	f003 0203 	and.w	r2, r3, #3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d12a      	bne.n	8003226 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	0a1b      	lsrs	r3, r3, #8
 80031d4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d122      	bne.n	8003226 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ea:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d11a      	bne.n	8003226 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	0a5b      	lsrs	r3, r3, #9
 80031f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031fc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d111      	bne.n	8003226 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	0c1b      	lsrs	r3, r3, #16
 8003206:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800320e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003210:	429a      	cmp	r2, r3
 8003212:	d108      	bne.n	8003226 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	0e1b      	lsrs	r3, r3, #24
 8003218:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d001      	beq.n	800322a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e024      	b.n	8003274 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800322a:	4b14      	ldr	r3, [pc, #80]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 800322c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322e:	08db      	lsrs	r3, r3, #3
 8003230:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003238:	429a      	cmp	r2, r3
 800323a:	d01a      	beq.n	8003272 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800323c:	4b0f      	ldr	r3, [pc, #60]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	4a0e      	ldr	r2, [pc, #56]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 8003242:	f023 0310 	bic.w	r3, r3, #16
 8003246:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003248:	f7fd ff48 	bl	80010dc <HAL_GetTick>
 800324c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800324e:	bf00      	nop
 8003250:	f7fd ff44 	bl	80010dc <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	4293      	cmp	r3, r2
 800325a:	d0f9      	beq.n	8003250 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003260:	4a06      	ldr	r2, [pc, #24]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003266:	4b05      	ldr	r3, [pc, #20]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 8003268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326a:	4a04      	ldr	r2, [pc, #16]	@ (800327c <HAL_RCC_OscConfig+0x86c>)
 800326c:	f043 0310 	orr.w	r3, r3, #16
 8003270:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3720      	adds	r7, #32
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	44020c00 	.word	0x44020c00

08003280 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e19e      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003294:	4b83      	ldr	r3, [pc, #524]	@ (80034a4 <HAL_RCC_ClockConfig+0x224>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 030f 	and.w	r3, r3, #15
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d910      	bls.n	80032c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a2:	4b80      	ldr	r3, [pc, #512]	@ (80034a4 <HAL_RCC_ClockConfig+0x224>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f023 020f 	bic.w	r2, r3, #15
 80032aa:	497e      	ldr	r1, [pc, #504]	@ (80034a4 <HAL_RCC_ClockConfig+0x224>)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b2:	4b7c      	ldr	r3, [pc, #496]	@ (80034a4 <HAL_RCC_ClockConfig+0x224>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 030f 	and.w	r3, r3, #15
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d001      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e186      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d012      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	695a      	ldr	r2, [r3, #20]
 80032d4:	4b74      	ldr	r3, [pc, #464]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032de:	429a      	cmp	r2, r3
 80032e0:	d909      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80032e2:	4b71      	ldr	r3, [pc, #452]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	021b      	lsls	r3, r3, #8
 80032f0:	496d      	ldr	r1, [pc, #436]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d012      	beq.n	8003328 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	4b68      	ldr	r3, [pc, #416]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003310:	429a      	cmp	r2, r3
 8003312:	d909      	bls.n	8003328 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003314:	4b64      	ldr	r3, [pc, #400]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	4961      	ldr	r1, [pc, #388]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003324:	4313      	orrs	r3, r2
 8003326:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0304 	and.w	r3, r3, #4
 8003330:	2b00      	cmp	r3, #0
 8003332:	d010      	beq.n	8003356 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	4b5b      	ldr	r3, [pc, #364]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003340:	429a      	cmp	r2, r3
 8003342:	d908      	bls.n	8003356 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003344:	4b58      	ldr	r3, [pc, #352]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4955      	ldr	r1, [pc, #340]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003352:	4313      	orrs	r3, r2
 8003354:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d010      	beq.n	8003384 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	4b50      	ldr	r3, [pc, #320]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	429a      	cmp	r2, r3
 8003370:	d908      	bls.n	8003384 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003372:	4b4d      	ldr	r3, [pc, #308]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	f023 020f 	bic.w	r2, r3, #15
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	494a      	ldr	r1, [pc, #296]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003380:	4313      	orrs	r3, r2
 8003382:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 8093 	beq.w	80034b8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	2b03      	cmp	r3, #3
 8003398:	d107      	bne.n	80033aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800339a:	4b43      	ldr	r3, [pc, #268]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d121      	bne.n	80033ea <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e113      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d107      	bne.n	80033c2 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b2:	4b3d      	ldr	r3, [pc, #244]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d115      	bne.n	80033ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e107      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80033ca:	4b37      	ldr	r3, [pc, #220]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d109      	bne.n	80033ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e0fb      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033da:	4b33      	ldr	r3, [pc, #204]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e0f3      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80033ea:	4b2f      	ldr	r3, [pc, #188]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	f023 0203 	bic.w	r2, r3, #3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	492c      	ldr	r1, [pc, #176]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033fc:	f7fd fe6e 	bl	80010dc <HAL_GetTick>
 8003400:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b03      	cmp	r3, #3
 8003408:	d112      	bne.n	8003430 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800340a:	e00a      	b.n	8003422 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800340c:	f7fd fe66 	bl	80010dc <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e0d7      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003422:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	f003 0318 	and.w	r3, r3, #24
 800342a:	2b18      	cmp	r3, #24
 800342c:	d1ee      	bne.n	800340c <HAL_RCC_ClockConfig+0x18c>
 800342e:	e043      	b.n	80034b8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b02      	cmp	r3, #2
 8003436:	d112      	bne.n	800345e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003438:	e00a      	b.n	8003450 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800343a:	f7fd fe4f 	bl	80010dc <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003448:	4293      	cmp	r3, r2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e0c0      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003450:	4b15      	ldr	r3, [pc, #84]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	f003 0318 	and.w	r3, r3, #24
 8003458:	2b10      	cmp	r3, #16
 800345a:	d1ee      	bne.n	800343a <HAL_RCC_ClockConfig+0x1ba>
 800345c:	e02c      	b.n	80034b8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d122      	bne.n	80034ac <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003466:	e00a      	b.n	800347e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003468:	f7fd fe38 	bl	80010dc <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e0a9      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800347e:	4b0a      	ldr	r3, [pc, #40]	@ (80034a8 <HAL_RCC_ClockConfig+0x228>)
 8003480:	69db      	ldr	r3, [r3, #28]
 8003482:	f003 0318 	and.w	r3, r3, #24
 8003486:	2b08      	cmp	r3, #8
 8003488:	d1ee      	bne.n	8003468 <HAL_RCC_ClockConfig+0x1e8>
 800348a:	e015      	b.n	80034b8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800348c:	f7fd fe26 	bl	80010dc <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d906      	bls.n	80034ac <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e097      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
 80034a2:	bf00      	nop
 80034a4:	40022000 	.word	0x40022000
 80034a8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ac:	4b4b      	ldr	r3, [pc, #300]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	f003 0318 	and.w	r3, r3, #24
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1e9      	bne.n	800348c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d010      	beq.n	80034e6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	4b44      	ldr	r3, [pc, #272]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	f003 030f 	and.w	r3, r3, #15
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d208      	bcs.n	80034e6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80034d4:	4b41      	ldr	r3, [pc, #260]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	f023 020f 	bic.w	r2, r3, #15
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	493e      	ldr	r1, [pc, #248]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e6:	4b3e      	ldr	r3, [pc, #248]	@ (80035e0 <HAL_RCC_ClockConfig+0x360>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d210      	bcs.n	8003516 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f4:	4b3a      	ldr	r3, [pc, #232]	@ (80035e0 <HAL_RCC_ClockConfig+0x360>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 020f 	bic.w	r2, r3, #15
 80034fc:	4938      	ldr	r1, [pc, #224]	@ (80035e0 <HAL_RCC_ClockConfig+0x360>)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	4313      	orrs	r3, r2
 8003502:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003504:	4b36      	ldr	r3, [pc, #216]	@ (80035e0 <HAL_RCC_ClockConfig+0x360>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	429a      	cmp	r2, r3
 8003510:	d001      	beq.n	8003516 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e05d      	b.n	80035d2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d010      	beq.n	8003544 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	4b2d      	ldr	r3, [pc, #180]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800352e:	429a      	cmp	r2, r3
 8003530:	d208      	bcs.n	8003544 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003532:	4b2a      	ldr	r3, [pc, #168]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	4927      	ldr	r1, [pc, #156]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003540:	4313      	orrs	r3, r2
 8003542:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0308 	and.w	r3, r3, #8
 800354c:	2b00      	cmp	r3, #0
 800354e:	d012      	beq.n	8003576 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	4b21      	ldr	r3, [pc, #132]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800355e:	429a      	cmp	r2, r3
 8003560:	d209      	bcs.n	8003576 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003562:	4b1e      	ldr	r3, [pc, #120]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	491a      	ldr	r1, [pc, #104]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003572:	4313      	orrs	r3, r2
 8003574:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0310 	and.w	r3, r3, #16
 800357e:	2b00      	cmp	r3, #0
 8003580:	d012      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	4b15      	ldr	r3, [pc, #84]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	0a1b      	lsrs	r3, r3, #8
 800358c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003590:	429a      	cmp	r2, r3
 8003592:	d209      	bcs.n	80035a8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003594:	4b11      	ldr	r3, [pc, #68]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	021b      	lsls	r3, r3, #8
 80035a2:	490e      	ldr	r1, [pc, #56]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80035a8:	f000 f822 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <HAL_RCC_ClockConfig+0x35c>)
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	490b      	ldr	r1, [pc, #44]	@ (80035e4 <HAL_RCC_ClockConfig+0x364>)
 80035b8:	5ccb      	ldrb	r3, [r1, r3]
 80035ba:	fa22 f303 	lsr.w	r3, r2, r3
 80035be:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <HAL_RCC_ClockConfig+0x368>)
 80035c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80035c2:	4b0a      	ldr	r3, [pc, #40]	@ (80035ec <HAL_RCC_ClockConfig+0x36c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fd fcfe 	bl	8000fc8 <HAL_InitTick>
 80035cc:	4603      	mov	r3, r0
 80035ce:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80035d0:	7afb      	ldrb	r3, [r7, #11]
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	44020c00 	.word	0x44020c00
 80035e0:	40022000 	.word	0x40022000
 80035e4:	080099f0 	.word	0x080099f0
 80035e8:	20000000 	.word	0x20000000
 80035ec:	20000004 	.word	0x20000004

080035f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b089      	sub	sp, #36	@ 0x24
 80035f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80035f6:	4b8c      	ldr	r3, [pc, #560]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	f003 0318 	and.w	r3, r3, #24
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d102      	bne.n	8003608 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003602:	4b8a      	ldr	r3, [pc, #552]	@ (800382c <HAL_RCC_GetSysClockFreq+0x23c>)
 8003604:	61fb      	str	r3, [r7, #28]
 8003606:	e107      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003608:	4b87      	ldr	r3, [pc, #540]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	f003 0318 	and.w	r3, r3, #24
 8003610:	2b00      	cmp	r3, #0
 8003612:	d112      	bne.n	800363a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003614:	4b84      	ldr	r3, [pc, #528]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d009      	beq.n	8003634 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003620:	4b81      	ldr	r3, [pc, #516]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	08db      	lsrs	r3, r3, #3
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	4a81      	ldr	r2, [pc, #516]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x240>)
 800362c:	fa22 f303 	lsr.w	r3, r2, r3
 8003630:	61fb      	str	r3, [r7, #28]
 8003632:	e0f1      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003634:	4b7e      	ldr	r3, [pc, #504]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x240>)
 8003636:	61fb      	str	r3, [r7, #28]
 8003638:	e0ee      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800363a:	4b7b      	ldr	r3, [pc, #492]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	f003 0318 	and.w	r3, r3, #24
 8003642:	2b10      	cmp	r3, #16
 8003644:	d102      	bne.n	800364c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003646:	4b7b      	ldr	r3, [pc, #492]	@ (8003834 <HAL_RCC_GetSysClockFreq+0x244>)
 8003648:	61fb      	str	r3, [r7, #28]
 800364a:	e0e5      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800364c:	4b76      	ldr	r3, [pc, #472]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	f003 0318 	and.w	r3, r3, #24
 8003654:	2b18      	cmp	r3, #24
 8003656:	f040 80dd 	bne.w	8003814 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800365a:	4b73      	ldr	r3, [pc, #460]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800365c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003664:	4b70      	ldr	r3, [pc, #448]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 8003666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003668:	0a1b      	lsrs	r3, r3, #8
 800366a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800366e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003670:	4b6d      	ldr	r3, [pc, #436]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 8003672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800367c:	4b6a      	ldr	r3, [pc, #424]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800367e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003680:	08db      	lsrs	r3, r3, #3
 8003682:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	fb02 f303 	mul.w	r3, r2, r3
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003694:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 80b7 	beq.w	800380e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d003      	beq.n	80036ae <HAL_RCC_GetSysClockFreq+0xbe>
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d056      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x16a>
 80036ac:	e077      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80036ae:	4b5e      	ldr	r3, [pc, #376]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d02d      	beq.n	8003716 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80036ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	08db      	lsrs	r3, r3, #3
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x240>)
 80036c6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ca:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	ee07 3a90 	vmov	s15, r3
 80036d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	ee07 3a90 	vmov	s15, r3
 80036dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036e4:	4b50      	ldr	r3, [pc, #320]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80036e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ec:	ee07 3a90 	vmov	s15, r3
 80036f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80036f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80036f8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003838 <HAL_RCC_GetSysClockFreq+0x248>
 80036fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003700:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003704:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003708:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800370c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003710:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003714:	e065      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	ee07 3a90 	vmov	s15, r3
 800371c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003720:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800383c <HAL_RCC_GetSysClockFreq+0x24c>
 8003724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003728:	4b3f      	ldr	r3, [pc, #252]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800372a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003738:	ed97 6a02 	vldr	s12, [r7, #8]
 800373c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003838 <HAL_RCC_GetSysClockFreq+0x248>
 8003740:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003744:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003748:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800374c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003750:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003754:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003758:	e043      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	ee07 3a90 	vmov	s15, r3
 8003760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003764:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003840 <HAL_RCC_GetSysClockFreq+0x250>
 8003768:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800376c:	4b2e      	ldr	r3, [pc, #184]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 800376e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003774:	ee07 3a90 	vmov	s15, r3
 8003778:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800377c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003780:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003838 <HAL_RCC_GetSysClockFreq+0x248>
 8003784:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003788:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800378c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003790:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003798:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800379c:	e021      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	ee07 3a90 	vmov	s15, r3
 80037a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037a8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003844 <HAL_RCC_GetSysClockFreq+0x254>
 80037ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80037b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b8:	ee07 3a90 	vmov	s15, r3
 80037bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80037c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80037c4:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003838 <HAL_RCC_GetSysClockFreq+0x248>
 80037c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80037d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80037d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037dc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80037e0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80037e2:	4b11      	ldr	r3, [pc, #68]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x238>)
 80037e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e6:	0a5b      	lsrs	r3, r3, #9
 80037e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ec:	3301      	adds	r3, #1
 80037ee:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	ee07 3a90 	vmov	s15, r3
 80037f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037fa:	edd7 6a06 	vldr	s13, [r7, #24]
 80037fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003806:	ee17 3a90 	vmov	r3, s15
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	e004      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800380e:	2300      	movs	r3, #0
 8003810:	61fb      	str	r3, [r7, #28]
 8003812:	e001      	b.n	8003818 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003814:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x240>)
 8003816:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003818:	69fb      	ldr	r3, [r7, #28]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3724      	adds	r7, #36	@ 0x24
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	44020c00 	.word	0x44020c00
 800382c:	003d0900 	.word	0x003d0900
 8003830:	03d09000 	.word	0x03d09000
 8003834:	016e3600 	.word	0x016e3600
 8003838:	46000000 	.word	0x46000000
 800383c:	4c742400 	.word	0x4c742400
 8003840:	4bb71b00 	.word	0x4bb71b00
 8003844:	4a742400 	.word	0x4a742400

08003848 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800384c:	f7ff fed0 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8003850:	4602      	mov	r2, r0
 8003852:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003854:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003856:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800385a:	4907      	ldr	r1, [pc, #28]	@ (8003878 <HAL_RCC_GetHCLKFreq+0x30>)
 800385c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800385e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003862:	fa22 f303 	lsr.w	r3, r2, r3
 8003866:	4a05      	ldr	r2, [pc, #20]	@ (800387c <HAL_RCC_GetHCLKFreq+0x34>)
 8003868:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800386a:	4b04      	ldr	r3, [pc, #16]	@ (800387c <HAL_RCC_GetHCLKFreq+0x34>)
 800386c:	681b      	ldr	r3, [r3, #0]
}
 800386e:	4618      	mov	r0, r3
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	44020c00 	.word	0x44020c00
 8003878:	080099f0 	.word	0x080099f0
 800387c:	20000000 	.word	0x20000000

08003880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003884:	f7ff ffe0 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 8003888:	4602      	mov	r2, r0
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	091b      	lsrs	r3, r3, #4
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	4904      	ldr	r1, [pc, #16]	@ (80038a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003896:	5ccb      	ldrb	r3, [r1, r3]
 8003898:	f003 031f 	and.w	r3, r3, #31
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	44020c00 	.word	0x44020c00
 80038a8:	08009a00 	.word	0x08009a00

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80038b0:	f7ff ffca 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	0a1b      	lsrs	r3, r3, #8
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4904      	ldr	r1, [pc, #16]	@ (80038d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	f003 031f 	and.w	r3, r3, #31
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	44020c00 	.word	0x44020c00
 80038d4:	08009a00 	.word	0x08009a00

080038d8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80038dc:	f7ff ffb4 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 80038e0:	4602      	mov	r2, r0
 80038e2:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <HAL_RCC_GetPCLK3Freq+0x24>)
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	0b1b      	lsrs	r3, r3, #12
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	4904      	ldr	r1, [pc, #16]	@ (8003900 <HAL_RCC_GetPCLK3Freq+0x28>)
 80038ee:	5ccb      	ldrb	r3, [r1, r3]
 80038f0:	f003 031f 	and.w	r3, r3, #31
 80038f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	44020c00 	.word	0x44020c00
 8003900:	08009a00 	.word	0x08009a00

08003904 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003908:	b0aa      	sub	sp, #168	@ 0xa8
 800390a:	af00      	add	r7, sp, #0
 800390c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003910:	2300      	movs	r3, #0
 8003912:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003916:	2300      	movs	r3, #0
 8003918:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800391c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003924:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003928:	2500      	movs	r5, #0
 800392a:	ea54 0305 	orrs.w	r3, r4, r5
 800392e:	d00b      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003930:	4bb8      	ldr	r3, [pc, #736]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003932:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003936:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800393a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800393e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003940:	4ab4      	ldr	r2, [pc, #720]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003942:	430b      	orrs	r3, r1
 8003944:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003948:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	f002 0801 	and.w	r8, r2, #1
 8003954:	f04f 0900 	mov.w	r9, #0
 8003958:	ea58 0309 	orrs.w	r3, r8, r9
 800395c:	d038      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800395e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003964:	2b05      	cmp	r3, #5
 8003966:	d819      	bhi.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003968:	a201      	add	r2, pc, #4	@ (adr r2, 8003970 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396e:	bf00      	nop
 8003970:	080039a5 	.word	0x080039a5
 8003974:	08003989 	.word	0x08003989
 8003978:	0800399d 	.word	0x0800399d
 800397c:	080039a5 	.word	0x080039a5
 8003980:	080039a5 	.word	0x080039a5
 8003984:	080039a5 	.word	0x080039a5
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003988:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800398c:	3308      	adds	r3, #8
 800398e:	4618      	mov	r0, r3
 8003990:	f001 fff2 	bl	8005978 <RCCEx_PLL2_Config>
 8003994:	4603      	mov	r3, r0
 8003996:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800399a:	e004      	b.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80039a2:	e000      	b.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80039a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10c      	bne.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80039ae:	4b99      	ldr	r3, [pc, #612]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80039b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039b4:	f023 0107 	bic.w	r1, r3, #7
 80039b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039be:	4a95      	ldr	r2, [pc, #596]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80039c0:	430b      	orrs	r3, r1
 80039c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80039c6:	e003      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d8:	f002 0a02 	and.w	sl, r2, #2
 80039dc:	f04f 0b00 	mov.w	fp, #0
 80039e0:	ea5a 030b 	orrs.w	r3, sl, fp
 80039e4:	d03c      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80039e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ec:	2b28      	cmp	r3, #40	@ 0x28
 80039ee:	d01b      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80039f0:	2b28      	cmp	r3, #40	@ 0x28
 80039f2:	d815      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80039f4:	2b20      	cmp	r3, #32
 80039f6:	d019      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x128>
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	d811      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80039fc:	2b18      	cmp	r3, #24
 80039fe:	d017      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003a00:	2b18      	cmp	r3, #24
 8003a02:	d80d      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d015      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d109      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a10:	3308      	adds	r3, #8
 8003a12:	4618      	mov	r0, r3
 8003a14:	f001 ffb0 	bl	8005978 <RCCEx_PLL2_Config>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003a1e:	e00a      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a26:	e006      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003a28:	bf00      	nop
 8003a2a:	e004      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003a2c:	bf00      	nop
 8003a2e:	e002      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003a30:	bf00      	nop
 8003a32:	e000      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a36:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10c      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003a3e:	4b75      	ldr	r3, [pc, #468]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a44:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003a48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4e:	4a71      	ldr	r2, [pc, #452]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a50:	430b      	orrs	r3, r1
 8003a52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003a56:	e003      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a58:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a5c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a68:	f002 0304 	and.w	r3, r2, #4
 8003a6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a70:	2300      	movs	r3, #0
 8003a72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a76:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	d040      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003a80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a86:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003a8a:	d01e      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003a8c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003a90:	d817      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003a92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a96:	d01a      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8003a98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a9c:	d811      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003a9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003aa0:	d017      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003aa2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003aa4:	d80d      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d015      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8003aaa:	2b40      	cmp	r3, #64	@ 0x40
 8003aac:	d109      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003aae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ab2:	3308      	adds	r3, #8
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f001 ff5f 	bl	8005978 <RCCEx_PLL2_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003ac0:	e00a      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ac8:	e006      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003ad6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10c      	bne.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003ae0:	4b4c      	ldr	r3, [pc, #304]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ae2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ae6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003aea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af0:	4a48      	ldr	r2, [pc, #288]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003af2:	430b      	orrs	r3, r1
 8003af4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003af8:	e003      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003afa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003afe:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b12:	2300      	movs	r3, #0
 8003b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b18:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	d043      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003b22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003b2c:	d021      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003b2e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003b32:	d81a      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003b34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b38:	d01d      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003b3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b3e:	d814      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003b40:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b44:	d019      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x276>
 8003b46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b4a:	d80e      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d016      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003b50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b54:	d109      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b5a:	3308      	adds	r3, #8
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f001 ff0b 	bl	8005978 <RCCEx_PLL2_Config>
 8003b62:	4603      	mov	r3, r0
 8003b64:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003b68:	e00a      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b70:	e006      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003b72:	bf00      	nop
 8003b74:	e004      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003b76:	bf00      	nop
 8003b78:	e002      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003b7a:	bf00      	nop
 8003b7c:	e000      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b80:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10c      	bne.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003b88:	4b22      	ldr	r3, [pc, #136]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b8e:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003b92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b98:	4a1e      	ldr	r2, [pc, #120]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b9a:	430b      	orrs	r3, r1
 8003b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ba0:	e003      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ba6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003baa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003bb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bb8:	2300      	movs	r3, #0
 8003bba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003bbc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	d03e      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003bc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bcc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bd0:	d01b      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003bd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bd6:	d814      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bdc:	d017      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003bde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003be2:	d80e      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d017      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bec:	d109      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f001 febf 	bl	8005978 <RCCEx_PLL2_Config>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003c00:	e00b      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c08:	e007      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003c0a:	bf00      	nop
 8003c0c:	e005      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003c0e:	bf00      	nop
 8003c10:	e003      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003c12:	bf00      	nop
 8003c14:	44020c00 	.word	0x44020c00
        break;
 8003c18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c1a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003c22:	4ba5      	ldr	r3, [pc, #660]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c28:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003c2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c32:	4aa1      	ldr	r2, [pc, #644]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c34:	430b      	orrs	r3, r1
 8003c36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003c3a:	e003      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c40:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003c50:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c52:	2300      	movs	r3, #0
 8003c54:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c56:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	d03b      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003c60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c66:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c6a:	d01b      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003c6c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c70:	d814      	bhi.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003c72:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c76:	d017      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003c78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c7c:	d80e      	bhi.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d014      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003c82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c86:	d109      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f001 fe72 	bl	8005978 <RCCEx_PLL2_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003c9a:	e008      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ca2:	e004      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003ca4:	bf00      	nop
 8003ca6:	e002      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003ca8:	bf00      	nop
 8003caa:	e000      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10c      	bne.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003cb6:	4b80      	ldr	r3, [pc, #512]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003cbc:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003cc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cc6:	4a7c      	ldr	r2, [pc, #496]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cc8:	430b      	orrs	r3, r1
 8003cca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003cce:	e003      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cd4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	d033      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003cf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cfe:	d015      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003d00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d04:	d80e      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d012      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003d0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d0e:	d109      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d14:	3308      	adds	r3, #8
 8003d16:	4618      	mov	r0, r3
 8003d18:	f001 fe2e 	bl	8005978 <RCCEx_PLL2_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003d22:	e006      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d2a:	e002      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003d2c:	bf00      	nop
 8003d2e:	e000      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10c      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003d3a:	4b5f      	ldr	r3, [pc, #380]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d40:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003d44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d4a:	4a5b      	ldr	r2, [pc, #364]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d4c:	430b      	orrs	r3, r1
 8003d4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003d52:	e003      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d58:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003d5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d64:	2100      	movs	r1, #0
 8003d66:	6639      	str	r1, [r7, #96]	@ 0x60
 8003d68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d6e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003d72:	460b      	mov	r3, r1
 8003d74:	4313      	orrs	r3, r2
 8003d76:	d033      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003d78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d82:	d015      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003d84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d88:	d80e      	bhi.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d012      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003d8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d92:	d109      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d98:	3308      	adds	r3, #8
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f001 fdec 	bl	8005978 <RCCEx_PLL2_Config>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003da6:	e006      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003dae:	e002      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003db0:	bf00      	nop
 8003db2:	e000      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003db4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003db6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003dc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003dc4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dce:	4a3a      	ldr	r2, [pc, #232]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003dd6:	e003      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ddc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003de0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de8:	2100      	movs	r1, #0
 8003dea:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003df2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003df6:	460b      	mov	r3, r1
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	d00e      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003dfc:	4b2e      	ldr	r3, [pc, #184]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	4a2d      	ldr	r2, [pc, #180]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003e06:	61d3      	str	r3, [r2, #28]
 8003e08:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e0a:	69d9      	ldr	r1, [r3, #28]
 8003e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e14:	4a28      	ldr	r2, [pc, #160]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e16:	430b      	orrs	r3, r1
 8003e18:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e22:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003e26:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e28:	2300      	movs	r3, #0
 8003e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e2c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003e30:	460b      	mov	r3, r1
 8003e32:	4313      	orrs	r3, r2
 8003e34:	d046      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003e36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003e40:	d021      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003e42:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003e46:	d81a      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4c:	d01d      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e52:	d814      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003e54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e58:	d019      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e5e:	d80e      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d016      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e68:	d109      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e6e:	3308      	adds	r3, #8
 8003e70:	4618      	mov	r0, r3
 8003e72:	f001 fd81 	bl	8005978 <RCCEx_PLL2_Config>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003e7c:	e00a      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e84:	e006      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003e86:	bf00      	nop
 8003e88:	e004      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003e8a:	bf00      	nop
 8003e8c:	e002      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003e8e:	bf00      	nop
 8003e90:	e000      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003e92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e94:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10f      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003e9c:	4b06      	ldr	r3, [pc, #24]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e9e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ea2:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003ea6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eac:	4a02      	ldr	r2, [pc, #8]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003eb4:	e006      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003eb6:	bf00      	nop
 8003eb8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ec0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ec4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ed6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003eda:	460b      	mov	r3, r1
 8003edc:	4313      	orrs	r3, r2
 8003ede:	d043      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003ee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003eea:	d021      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003eec:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003ef0:	d81a      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003ef2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ef6:	d01d      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003ef8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003efc:	d814      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003efe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f02:	d019      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003f04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f08:	d80e      	bhi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d016      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003f0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f12:	d109      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f18:	3308      	adds	r3, #8
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f001 fd2c 	bl	8005978 <RCCEx_PLL2_Config>
 8003f20:	4603      	mov	r3, r0
 8003f22:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003f26:	e00a      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f2e:	e006      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003f30:	bf00      	nop
 8003f32:	e004      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003f34:	bf00      	nop
 8003f36:	e002      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003f38:	bf00      	nop
 8003f3a:	e000      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003f3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f3e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003f46:	4bb6      	ldr	r3, [pc, #728]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003f50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f56:	4ab2      	ldr	r2, [pc, #712]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f58:	430b      	orrs	r3, r1
 8003f5a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003f5e:	e003      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f60:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f64:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003f68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f70:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f76:	2300      	movs	r3, #0
 8003f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f7a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003f7e:	460b      	mov	r3, r1
 8003f80:	4313      	orrs	r3, r2
 8003f82:	d030      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003f84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f8a:	2b05      	cmp	r3, #5
 8003f8c:	d80f      	bhi.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d211      	bcs.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d911      	bls.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d109      	bne.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f001 fce9 	bl	8005978 <RCCEx_PLL2_Config>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003fac:	e006      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003fb4:	e002      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003fb6:	bf00      	nop
 8003fb8:	e000      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003fba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fbc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10c      	bne.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003fc4:	4b96      	ldr	r3, [pc, #600]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003fc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fca:	f023 0107 	bic.w	r1, r3, #7
 8003fce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fd4:	4a92      	ldr	r2, [pc, #584]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003fd6:	430b      	orrs	r3, r1
 8003fd8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003fdc:	e003      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fde:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fe2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003fe6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fee:	2100      	movs	r1, #0
 8003ff0:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ff8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4313      	orrs	r3, r2
 8004000:	d022      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8004002:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004006:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004008:	2b00      	cmp	r3, #0
 800400a:	d005      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x714>
 800400c:	2b08      	cmp	r3, #8
 800400e:	d005      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004016:	e002      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8004018:	bf00      	nop
 800401a:	e000      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800401c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10c      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004026:	4b7e      	ldr	r3, [pc, #504]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004028:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800402c:	f023 0108 	bic.w	r1, r3, #8
 8004030:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004034:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004036:	4a7a      	ldr	r2, [pc, #488]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004038:	430b      	orrs	r3, r1
 800403a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800403e:	e003      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004040:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004044:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004048:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004054:	633b      	str	r3, [r7, #48]	@ 0x30
 8004056:	2300      	movs	r3, #0
 8004058:	637b      	str	r3, [r7, #52]	@ 0x34
 800405a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800405e:	460b      	mov	r3, r1
 8004060:	4313      	orrs	r3, r2
 8004062:	f000 80b0 	beq.w	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004066:	4b6f      	ldr	r3, [pc, #444]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	4a6e      	ldr	r2, [pc, #440]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004072:	f7fd f833 	bl	80010dc <HAL_GetTick>
 8004076:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800407a:	e00b      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407c:	f7fd f82e 	bl	80010dc <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d903      	bls.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004092:	e005      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004094:	4b63      	ldr	r3, [pc, #396]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0ed      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80040a0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f040 808a 	bne.w	80041be <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040aa:	4b5d      	ldr	r3, [pc, #372]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80040b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x802>
 80040c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040c6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d01b      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040ce:	4b54      	ldr	r3, [pc, #336]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040dc:	4b50      	ldr	r3, [pc, #320]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e2:	4a4f      	ldr	r2, [pc, #316]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040ec:	4b4c      	ldr	r3, [pc, #304]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040f2:	4a4b      	ldr	r2, [pc, #300]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040fc:	4a48      	ldr	r2, [pc, #288]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004102:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d019      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004112:	f7fc ffe3 	bl	80010dc <HAL_GetTick>
 8004116:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800411a:	e00d      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411c:	f7fc ffde 	bl	80010dc <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d903      	bls.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8004136:	e006      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004138:	4b39      	ldr	r3, [pc, #228]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800413a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0ea      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8004146:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d132      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800414e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004152:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004154:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004158:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800415c:	d10f      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x87a>
 800415e:	4b30      	ldr	r3, [pc, #192]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004166:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800416a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004172:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004176:	4a2a      	ldr	r2, [pc, #168]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004178:	430b      	orrs	r3, r1
 800417a:	61d3      	str	r3, [r2, #28]
 800417c:	e005      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x886>
 800417e:	4b28      	ldr	r3, [pc, #160]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	4a27      	ldr	r2, [pc, #156]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004184:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004188:	61d3      	str	r3, [r2, #28]
 800418a:	4b25      	ldr	r3, [pc, #148]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800418c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004190:	4a23      	ldr	r2, [pc, #140]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004196:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800419a:	4b21      	ldr	r3, [pc, #132]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800419c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80041a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80041ac:	430b      	orrs	r3, r1
 80041ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041b2:	e008      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041b8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80041bc:	e003      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041c2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80041c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ce:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80041d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041d4:	2300      	movs	r3, #0
 80041d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80041dc:	460b      	mov	r3, r1
 80041de:	4313      	orrs	r3, r2
 80041e0:	d038      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80041e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e8:	2b30      	cmp	r3, #48	@ 0x30
 80041ea:	d014      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x912>
 80041ec:	2b30      	cmp	r3, #48	@ 0x30
 80041ee:	d80e      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d012      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x916>
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	d80a      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d015      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d106      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004200:	4b07      	ldr	r3, [pc, #28]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004204:	4a06      	ldr	r2, [pc, #24]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004206:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800420a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800420c:	e00d      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004214:	e009      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004216:	bf00      	nop
 8004218:	e007      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800421a:	bf00      	nop
 800421c:	e005      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x926>
 800421e:	bf00      	nop
 8004220:	44020c00 	.word	0x44020c00
 8004224:	44020800 	.word	0x44020800
        break;
 8004228:	bf00      	nop
    }

    if (ret == HAL_OK)
 800422a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10c      	bne.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004232:	4bb5      	ldr	r3, [pc, #724]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004238:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800423c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004242:	49b1      	ldr	r1, [pc, #708]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800424a:	e003      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004250:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004254:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425c:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004260:	623b      	str	r3, [r7, #32]
 8004262:	2300      	movs	r3, #0
 8004264:	627b      	str	r3, [r7, #36]	@ 0x24
 8004266:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800426a:	460b      	mov	r3, r1
 800426c:	4313      	orrs	r3, r2
 800426e:	d03c      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004270:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004276:	2b04      	cmp	r3, #4
 8004278:	d81d      	bhi.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800427a:	a201      	add	r2, pc, #4	@ (adr r2, 8004280 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800427c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004280:	08004295 	.word	0x08004295
 8004284:	080042a3 	.word	0x080042a3
 8004288:	080042b7 	.word	0x080042b7
 800428c:	080042bf 	.word	0x080042bf
 8004290:	080042bf 	.word	0x080042bf
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004294:	4b9c      	ldr	r3, [pc, #624]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	4a9b      	ldr	r2, [pc, #620]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800429a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800429e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80042a0:	e00e      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042a6:	3308      	adds	r3, #8
 80042a8:	4618      	mov	r0, r3
 80042aa:	f001 fb65 	bl	8005978 <RCCEx_PLL2_Config>
 80042ae:	4603      	mov	r3, r0
 80042b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80042b4:	e004      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80042bc:	e000      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 80042be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10c      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80042c8:	4b8f      	ldr	r3, [pc, #572]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80042ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042ce:	f023 0207 	bic.w	r2, r3, #7
 80042d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042d8:	498b      	ldr	r1, [pc, #556]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80042e0:	e003      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042e6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80042ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f2:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80042f6:	61bb      	str	r3, [r7, #24]
 80042f8:	2300      	movs	r3, #0
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004300:	460b      	mov	r3, r1
 8004302:	4313      	orrs	r3, r2
 8004304:	d03c      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004306:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800430a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430c:	2b20      	cmp	r3, #32
 800430e:	d01f      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004310:	2b20      	cmp	r3, #32
 8004312:	d819      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004314:	2b18      	cmp	r3, #24
 8004316:	d01d      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004318:	2b18      	cmp	r3, #24
 800431a:	d815      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8004320:	2b08      	cmp	r3, #8
 8004322:	d007      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004324:	e010      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004326:	4b78      	ldr	r3, [pc, #480]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432a:	4a77      	ldr	r2, [pc, #476]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800432c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004330:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004332:	e010      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004334:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004338:	3308      	adds	r3, #8
 800433a:	4618      	mov	r0, r3
 800433c:	f001 fb1c 	bl	8005978 <RCCEx_PLL2_Config>
 8004340:	4603      	mov	r3, r0
 8004342:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004346:	e006      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800434e:	e002      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004350:	bf00      	nop
 8004352:	e000      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004356:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10c      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800435e:	4b6a      	ldr	r3, [pc, #424]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004364:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004368:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800436c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436e:	4966      	ldr	r1, [pc, #408]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004370:	4313      	orrs	r3, r2
 8004372:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004376:	e003      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004378:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800437c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004380:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004388:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
 8004392:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004396:	460b      	mov	r3, r1
 8004398:	4313      	orrs	r3, r2
 800439a:	d03e      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800439c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a6:	d020      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xae6>
 80043a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043ac:	d819      	bhi.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80043ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80043b0:	d01d      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80043b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80043b4:	d815      	bhi.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xade>
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80043ba:	2b40      	cmp	r3, #64	@ 0x40
 80043bc:	d007      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0xaca>
 80043be:	e010      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043c0:	4b51      	ldr	r3, [pc, #324]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c4:	4a50      	ldr	r2, [pc, #320]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80043cc:	e010      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043d2:	3308      	adds	r3, #8
 80043d4:	4618      	mov	r0, r3
 80043d6:	f001 facf 	bl	8005978 <RCCEx_PLL2_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80043e0:	e006      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80043e8:	e002      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80043ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10c      	bne.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80043f8:	4b43      	ldr	r3, [pc, #268]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043fe:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8004402:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004408:	493f      	ldr	r1, [pc, #252]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004410:	e003      	b.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004412:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004416:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800441a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004422:	2100      	movs	r1, #0
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004430:	460b      	mov	r3, r1
 8004432:	4313      	orrs	r3, r2
 8004434:	d038      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004436:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800443a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004440:	d00e      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8004442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004446:	d815      	bhi.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d017      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xb78>
 800444c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004450:	d110      	bne.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004452:	4b2d      	ldr	r3, [pc, #180]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004456:	4a2c      	ldr	r2, [pc, #176]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800445c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800445e:	e00e      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004460:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004464:	3308      	adds	r3, #8
 8004466:	4618      	mov	r0, r3
 8004468:	f001 fa86 	bl	8005978 <RCCEx_PLL2_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004472:	e004      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800447a:	e000      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 800447c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800447e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10c      	bne.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004486:	4b20      	ldr	r3, [pc, #128]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004488:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800448c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004490:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004496:	491c      	ldr	r1, [pc, #112]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800449e:	e003      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044a0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80044a4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	2100      	movs	r1, #0
 80044b2:	6039      	str	r1, [r7, #0]
 80044b4:	f003 0310 	and.w	r3, r3, #16
 80044b8:	607b      	str	r3, [r7, #4]
 80044ba:	e9d7 1200 	ldrd	r1, r2, [r7]
 80044be:	460b      	mov	r3, r1
 80044c0:	4313      	orrs	r3, r2
 80044c2:	d039      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80044c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044ca:	2b30      	cmp	r3, #48	@ 0x30
 80044cc:	d01e      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80044ce:	2b30      	cmp	r3, #48	@ 0x30
 80044d0:	d815      	bhi.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 80044d2:	2b10      	cmp	r3, #16
 80044d4:	d002      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80044d6:	2b20      	cmp	r3, #32
 80044d8:	d007      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 80044da:	e010      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80044de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e0:	4a09      	ldr	r2, [pc, #36]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80044e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044e6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80044e8:	e011      	b.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044ee:	3308      	adds	r3, #8
 80044f0:	4618      	mov	r0, r3
 80044f2:	f001 fa41 	bl	8005978 <RCCEx_PLL2_Config>
 80044f6:	4603      	mov	r3, r0
 80044f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80044fc:	e007      	b.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004504:	e003      	b.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004506:	bf00      	nop
 8004508:	44020c00 	.word	0x44020c00
        break;
 800450c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800450e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10c      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004516:	4b0c      	ldr	r3, [pc, #48]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004518:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800451c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004520:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004524:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004526:	4908      	ldr	r1, [pc, #32]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004528:	4313      	orrs	r3, r2
 800452a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800452e:	e003      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004534:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8004538:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 800453c:	4618      	mov	r0, r3
 800453e:	37a8      	adds	r7, #168	@ 0xa8
 8004540:	46bd      	mov	sp, r7
 8004542:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004546:	bf00      	nop
 8004548:	44020c00 	.word	0x44020c00

0800454c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800454c:	b480      	push	{r7}
 800454e:	b08b      	sub	sp, #44	@ 0x2c
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004554:	4bae      	ldr	r3, [pc, #696]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800455c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800455e:	4bac      	ldr	r3, [pc, #688]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004568:	4ba9      	ldr	r3, [pc, #676]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800456a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456c:	0a1b      	lsrs	r3, r3, #8
 800456e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004572:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004574:	4ba6      	ldr	r3, [pc, #664]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	091b      	lsrs	r3, r3, #4
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004580:	4ba3      	ldr	r3, [pc, #652]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004584:	08db      	lsrs	r3, r3, #3
 8004586:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	fb02 f303 	mul.w	r3, r2, r3
 8004590:	ee07 3a90 	vmov	s15, r3
 8004594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004598:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f000 8126 	beq.w	80047f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	2b03      	cmp	r3, #3
 80045a8:	d053      	beq.n	8004652 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	2b03      	cmp	r3, #3
 80045ae:	d86f      	bhi.n	8004690 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d003      	beq.n	80045be <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d02b      	beq.n	8004614 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80045bc:	e068      	b.n	8004690 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045be:	4b94      	ldr	r3, [pc, #592]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	08db      	lsrs	r3, r3, #3
 80045c4:	f003 0303 	and.w	r3, r3, #3
 80045c8:	4a92      	ldr	r2, [pc, #584]	@ (8004814 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80045ca:	fa22 f303 	lsr.w	r3, r2, r3
 80045ce:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	ee07 3a90 	vmov	s15, r3
 80045e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	ee07 3a90 	vmov	s15, r3
 80045ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045f2:	ed97 6a04 	vldr	s12, [r7, #16]
 80045f6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004818 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80045fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800460a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004612:	e068      	b.n	80046e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	ee07 3a90 	vmov	s15, r3
 800461a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800481c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8004622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	ee07 3a90 	vmov	s15, r3
 800462c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004630:	ed97 6a04 	vldr	s12, [r7, #16]
 8004634:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004818 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004638:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800463c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004640:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004644:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004650:	e049      	b.n	80046e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	ee07 3a90 	vmov	s15, r3
 8004658:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800465c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004820 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004660:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	ee07 3a90 	vmov	s15, r3
 800466a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800466e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004672:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004818 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800467a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800467e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800468e:	e02a      	b.n	80046e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004690:	4b5f      	ldr	r3, [pc, #380]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	08db      	lsrs	r3, r3, #3
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	4a5e      	ldr	r2, [pc, #376]	@ (8004814 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800469c:	fa22 f303 	lsr.w	r3, r2, r3
 80046a0:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	ee07 3a90 	vmov	s15, r3
 80046a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	ee07 3a90 	vmov	s15, r3
 80046b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	ee07 3a90 	vmov	s15, r3
 80046c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c4:	ed97 6a04 	vldr	s12, [r7, #16]
 80046c8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004818 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80046cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80046e4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80046e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046f2:	d121      	bne.n	8004738 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80046f4:	4b46      	ldr	r3, [pc, #280]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d017      	beq.n	8004730 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004700:	4b43      	ldr	r3, [pc, #268]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004704:	0a5b      	lsrs	r3, r3, #9
 8004706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800470a:	ee07 3a90 	vmov	s15, r3
 800470e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004712:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004716:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800471a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800471e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004722:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004726:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	e006      	b.n	800473e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	e002      	b.n	800473e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800473e:	4b34      	ldr	r3, [pc, #208]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004746:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800474a:	d121      	bne.n	8004790 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800474c:	4b30      	ldr	r3, [pc, #192]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800474e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d017      	beq.n	8004788 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004758:	4b2d      	ldr	r3, [pc, #180]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800475a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800475c:	0c1b      	lsrs	r3, r3, #16
 800475e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800476a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800476e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004772:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800477a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800477e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	605a      	str	r2, [r3, #4]
 8004786:	e006      	b.n	8004796 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	e002      	b.n	8004796 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004796:	4b1e      	ldr	r3, [pc, #120]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047a2:	d121      	bne.n	80047e8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80047a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d017      	beq.n	80047e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80047b0:	4b17      	ldr	r3, [pc, #92]	@ (8004810 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80047b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b4:	0e1b      	lsrs	r3, r3, #24
 80047b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ba:	ee07 3a90 	vmov	s15, r3
 80047be:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80047c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047c6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80047ca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80047ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80047de:	e010      	b.n	8004802 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	609a      	str	r2, [r3, #8]
}
 80047e6:	e00c      	b.n	8004802 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	609a      	str	r2, [r3, #8]
}
 80047ee:	e008      	b.n	8004802 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	609a      	str	r2, [r3, #8]
}
 8004802:	bf00      	nop
 8004804:	372c      	adds	r7, #44	@ 0x2c
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	44020c00 	.word	0x44020c00
 8004814:	03d09000 	.word	0x03d09000
 8004818:	46000000 	.word	0x46000000
 800481c:	4a742400 	.word	0x4a742400
 8004820:	4bb71b00 	.word	0x4bb71b00

08004824 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004824:	b480      	push	{r7}
 8004826:	b08b      	sub	sp, #44	@ 0x2c
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800482c:	4bae      	ldr	r3, [pc, #696]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800482e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004834:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004836:	4bac      	ldr	r3, [pc, #688]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8004840:	4ba9      	ldr	r3, [pc, #676]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	0a1b      	lsrs	r3, r3, #8
 8004846:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800484a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800484c:	4ba6      	ldr	r3, [pc, #664]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800484e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004850:	091b      	lsrs	r3, r3, #4
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004858:	4ba3      	ldr	r3, [pc, #652]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800485a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485c:	08db      	lsrs	r3, r3, #3
 800485e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	fb02 f303 	mul.w	r3, r2, r3
 8004868:	ee07 3a90 	vmov	s15, r3
 800486c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004870:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 8126 	beq.w	8004ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d053      	beq.n	800492a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	2b03      	cmp	r3, #3
 8004886:	d86f      	bhi.n	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d003      	beq.n	8004896 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	2b02      	cmp	r3, #2
 8004892:	d02b      	beq.n	80048ec <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004894:	e068      	b.n	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004896:	4b94      	ldr	r3, [pc, #592]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	08db      	lsrs	r3, r3, #3
 800489c:	f003 0303 	and.w	r3, r3, #3
 80048a0:	4a92      	ldr	r2, [pc, #584]	@ (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80048a2:	fa22 f303 	lsr.w	r3, r2, r3
 80048a6:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	ee07 3a90 	vmov	s15, r3
 80048c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ca:	ed97 6a04 	vldr	s12, [r7, #16]
 80048ce:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80048d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80048ea:	e068      	b.n	80049be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80048fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	ee07 3a90 	vmov	s15, r3
 8004904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004908:	ed97 6a04 	vldr	s12, [r7, #16]
 800490c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004910:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004914:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004918:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004924:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004928:	e049      	b.n	80049be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	ee07 3a90 	vmov	s15, r3
 8004930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004934:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004938:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004946:	ed97 6a04 	vldr	s12, [r7, #16]
 800494a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800494e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800495a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800495e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004962:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004966:	e02a      	b.n	80049be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004968:	4b5f      	ldr	r3, [pc, #380]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	4a5e      	ldr	r2, [pc, #376]	@ (8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
 8004978:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	ee07 3a90 	vmov	s15, r3
 8004980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	ee07 3a90 	vmov	s15, r3
 8004998:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800499c:	ed97 6a04 	vldr	s12, [r7, #16]
 80049a0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80049a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80049bc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80049be:	4b4a      	ldr	r3, [pc, #296]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049ca:	d121      	bne.n	8004a10 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80049cc:	4b46      	ldr	r3, [pc, #280]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d017      	beq.n	8004a08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80049d8:	4b43      	ldr	r3, [pc, #268]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049dc:	0a5b      	lsrs	r3, r3, #9
 80049de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80049ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049ee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80049f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80049f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049fe:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	e006      	b.n	8004a16 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]
 8004a0e:	e002      	b.n	8004a16 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a16:	4b34      	ldr	r3, [pc, #208]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a22:	d121      	bne.n	8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004a24:	4b30      	ldr	r3, [pc, #192]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d017      	beq.n	8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004a30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a3a:	ee07 3a90 	vmov	s15, r3
 8004a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004a42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a46:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004a4a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004a4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a56:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	605a      	str	r2, [r3, #4]
 8004a5e:	e006      	b.n	8004a6e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	605a      	str	r2, [r3, #4]
 8004a66:	e002      	b.n	8004a6e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a7a:	d121      	bne.n	8004ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d017      	beq.n	8004ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004a88:	4b17      	ldr	r3, [pc, #92]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a8c:	0e1b      	lsrs	r3, r3, #24
 8004a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a92:	ee07 3a90 	vmov	s15, r3
 8004a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8004a9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004aa2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ab6:	e010      	b.n	8004ada <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	609a      	str	r2, [r3, #8]
}
 8004abe:	e00c      	b.n	8004ada <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	609a      	str	r2, [r3, #8]
}
 8004ac6:	e008      	b.n	8004ada <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	609a      	str	r2, [r3, #8]
}
 8004ada:	bf00      	nop
 8004adc:	372c      	adds	r7, #44	@ 0x2c
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	44020c00 	.word	0x44020c00
 8004aec:	03d09000 	.word	0x03d09000
 8004af0:	46000000 	.word	0x46000000
 8004af4:	4a742400 	.word	0x4a742400
 8004af8:	4bb71b00 	.word	0x4bb71b00

08004afc <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b08c      	sub	sp, #48	@ 0x30
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004b06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b0a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004b0e:	430b      	orrs	r3, r1
 8004b10:	d14b      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004b12:	4bc4      	ldr	r3, [pc, #784]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b1c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004b1e:	4bc1      	ldr	r3, [pc, #772]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d108      	bne.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b32:	d104      	bne.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004b34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b3a:	f000 bf14 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004b3e:	4bb9      	ldr	r3, [pc, #740]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b4c:	d108      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b54:	d104      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004b56:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b5c:	f000 bf03 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004b60:	4bb0      	ldr	r3, [pc, #704]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b6c:	d119      	bne.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b74:	d115      	bne.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004b76:	4bab      	ldr	r3, [pc, #684]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004b7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b82:	d30a      	bcc.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004b84:	4ba7      	ldr	r3, [pc, #668]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	0a1b      	lsrs	r3, r3, #8
 8004b8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b8e:	4aa6      	ldr	r2, [pc, #664]	@ (8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004b96:	f000 bee6 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004b9e:	f000 bee2 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ba6:	f000 bede 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bae:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004bb2:	ea52 0301 	orrs.w	r3, r2, r1
 8004bb6:	f000 838e 	beq.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8004bba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bbe:	2a01      	cmp	r2, #1
 8004bc0:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004bc4:	f080 86cc 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bcc:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004bd0:	ea52 0301 	orrs.w	r3, r2, r1
 8004bd4:	f000 82aa 	beq.w	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004bd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bdc:	2a01      	cmp	r2, #1
 8004bde:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004be2:	f080 86bd 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004be6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bea:	f1a3 0110 	sub.w	r1, r3, #16
 8004bee:	ea52 0301 	orrs.w	r3, r2, r1
 8004bf2:	f000 8681 	beq.w	80058f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004bf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bfa:	2a01      	cmp	r2, #1
 8004bfc:	f173 0310 	sbcs.w	r3, r3, #16
 8004c00:	f080 86ae 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c08:	1f19      	subs	r1, r3, #4
 8004c0a:	ea52 0301 	orrs.w	r3, r2, r1
 8004c0e:	f000 84b1 	beq.w	8005574 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004c12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c16:	2a01      	cmp	r2, #1
 8004c18:	f173 0304 	sbcs.w	r3, r3, #4
 8004c1c:	f080 86a0 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c24:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	f000 85aa 	beq.w	8005782 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8004c2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c32:	497e      	ldr	r1, [pc, #504]	@ (8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8004c34:	428a      	cmp	r2, r1
 8004c36:	f173 0300 	sbcs.w	r3, r3, #0
 8004c3a:	f080 8691 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c42:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004c46:	430b      	orrs	r3, r1
 8004c48:	f000 8532 	beq.w	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8004c4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c50:	4977      	ldr	r1, [pc, #476]	@ (8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8004c52:	428a      	cmp	r2, r1
 8004c54:	f173 0300 	sbcs.w	r3, r3, #0
 8004c58:	f080 8682 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c60:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004c64:	430b      	orrs	r3, r1
 8004c66:	f000 84bc 	beq.w	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8004c6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c6e:	4971      	ldr	r1, [pc, #452]	@ (8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004c70:	428a      	cmp	r2, r1
 8004c72:	f173 0300 	sbcs.w	r3, r3, #0
 8004c76:	f080 8673 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c7e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004c82:	430b      	orrs	r3, r1
 8004c84:	f000 85f2 	beq.w	800586c <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c8c:	496a      	ldr	r1, [pc, #424]	@ (8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004c8e:	428a      	cmp	r2, r1
 8004c90:	f173 0300 	sbcs.w	r3, r3, #0
 8004c94:	f080 8664 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c9c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004ca0:	430b      	orrs	r3, r1
 8004ca2:	f000 81e5 	beq.w	8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004caa:	4964      	ldr	r1, [pc, #400]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004cac:	428a      	cmp	r2, r1
 8004cae:	f173 0300 	sbcs.w	r3, r3, #0
 8004cb2:	f080 8655 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cba:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004cbe:	430b      	orrs	r3, r1
 8004cc0:	f000 83cc 	beq.w	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cc8:	495d      	ldr	r1, [pc, #372]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004cca:	428a      	cmp	r2, r1
 8004ccc:	f173 0300 	sbcs.w	r3, r3, #0
 8004cd0:	f080 8646 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cd8:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004cdc:	430b      	orrs	r3, r1
 8004cde:	f000 8331 	beq.w	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004ce2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ce6:	4957      	ldr	r1, [pc, #348]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004ce8:	428a      	cmp	r2, r1
 8004cea:	f173 0300 	sbcs.w	r3, r3, #0
 8004cee:	f080 8637 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cf2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cf6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004cfa:	430b      	orrs	r3, r1
 8004cfc:	f000 82bb 	beq.w	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004d00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d04:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004d08:	f173 0300 	sbcs.w	r3, r3, #0
 8004d0c:	f080 8628 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004d10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d14:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	f000 826d 	beq.w	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d22:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004d26:	428a      	cmp	r2, r1
 8004d28:	f173 0300 	sbcs.w	r3, r3, #0
 8004d2c:	f080 8618 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004d30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d34:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	f000 821e 	beq.w	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004d3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d42:	f242 0101 	movw	r1, #8193	@ 0x2001
 8004d46:	428a      	cmp	r2, r1
 8004d48:	f173 0300 	sbcs.w	r3, r3, #0
 8004d4c:	f080 8608 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d54:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	f000 8137 	beq.w	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004d5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d62:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004d66:	428a      	cmp	r2, r1
 8004d68:	f173 0300 	sbcs.w	r3, r3, #0
 8004d6c:	f080 85f8 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d74:	1f11      	subs	r1, r2, #4
 8004d76:	430b      	orrs	r3, r1
 8004d78:	f000 80d2 	beq.w	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d80:	2a05      	cmp	r2, #5
 8004d82:	f173 0300 	sbcs.w	r3, r3, #0
 8004d86:	f080 85eb 	bcs.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004d8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d8e:	1e51      	subs	r1, r2, #1
 8004d90:	430b      	orrs	r3, r1
 8004d92:	d006      	beq.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d98:	1e91      	subs	r1, r2, #2
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	d06c      	beq.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004d9e:	f000 bddf 	b.w	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004da2:	4b20      	ldr	r3, [pc, #128]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004da4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d104      	bne.n	8004dbe <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004db4:	f7fe fd7a 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 8004db8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004dba:	f000 bdd4 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004dbe:	4b19      	ldr	r3, [pc, #100]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dca:	d10a      	bne.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d107      	bne.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dd2:	f107 030c 	add.w	r3, r7, #12
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff fd24 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004de0:	e048      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004de2:	4b10      	ldr	r3, [pc, #64]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df0:	2b03      	cmp	r3, #3
 8004df2:	d109      	bne.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004df4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	08db      	lsrs	r3, r3, #3
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	4a12      	ldr	r2, [pc, #72]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004e00:	fa22 f303 	lsr.w	r3, r2, r3
 8004e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e06:	e035      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004e08:	4b06      	ldr	r3, [pc, #24]	@ (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e14:	d11c      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e18:	2b04      	cmp	r3, #4
 8004e1a:	d119      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e20:	e028      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004e22:	bf00      	nop
 8004e24:	44020c00 	.word	0x44020c00
 8004e28:	016e3600 	.word	0x016e3600
 8004e2c:	20000001 	.word	0x20000001
 8004e30:	10000001 	.word	0x10000001
 8004e34:	08000001 	.word	0x08000001
 8004e38:	04000001 	.word	0x04000001
 8004e3c:	00200001 	.word	0x00200001
 8004e40:	00040001 	.word	0x00040001
 8004e44:	00020001 	.word	0x00020001
 8004e48:	03d09000 	.word	0x03d09000
 8004e4c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004e50:	4b9f      	ldr	r3, [pc, #636]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d106      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e60:	2b05      	cmp	r3, #5
 8004e62:	d103      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004e64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e6a:	e003      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e70:	f000 bd79 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e74:	f000 bd77 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004e78:	4b95      	ldr	r3, [pc, #596]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e82:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d104      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e8a:	f7fe fcf9 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 8004e8e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e90:	f000 bd69 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004e94:	4b8e      	ldr	r3, [pc, #568]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ea0:	d10a      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d107      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ea8:	f107 030c 	add.w	r3, r7, #12
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff fcb9 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eb6:	e031      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004eb8:	4b85      	ldr	r3, [pc, #532]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d10c      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec6:	2b18      	cmp	r3, #24
 8004ec8:	d109      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004eca:	4b81      	ldr	r3, [pc, #516]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	08db      	lsrs	r3, r3, #3
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	4a7f      	ldr	r2, [pc, #508]	@ (80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004edc:	e01e      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004ede:	4b7c      	ldr	r3, [pc, #496]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eea:	d105      	bne.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eee:	2b20      	cmp	r3, #32
 8004ef0:	d102      	bne.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004ef2:	4b79      	ldr	r3, [pc, #484]	@ (80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ef6:	e011      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004ef8:	4b75      	ldr	r3, [pc, #468]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d106      	bne.n	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f08:	2b28      	cmp	r3, #40	@ 0x28
 8004f0a:	d103      	bne.n	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004f0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f12:	e003      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f18:	f000 bd25 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f1c:	f000 bd23 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004f20:	4b6b      	ldr	r3, [pc, #428]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f26:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d104      	bne.n	8004f3c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f32:	f7fe fca5 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 8004f36:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f38:	f000 bd15 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004f3c:	4b64      	ldr	r3, [pc, #400]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f48:	d10a      	bne.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4c:	2b40      	cmp	r3, #64	@ 0x40
 8004f4e:	d107      	bne.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f50:	f107 030c 	add.w	r3, r7, #12
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff fc65 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f5e:	e033      	b.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004f60:	4b5b      	ldr	r3, [pc, #364]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d10c      	bne.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f70:	d109      	bne.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f72:	4b57      	ldr	r3, [pc, #348]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	08db      	lsrs	r3, r3, #3
 8004f78:	f003 0303 	and.w	r3, r3, #3
 8004f7c:	4a55      	ldr	r2, [pc, #340]	@ (80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f84:	e020      	b.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004f86:	4b52      	ldr	r3, [pc, #328]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f92:	d106      	bne.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f9a:	d102      	bne.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004f9c:	4b4e      	ldr	r3, [pc, #312]	@ (80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fa0:	e012      	b.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004fa2:	4b4b      	ldr	r3, [pc, #300]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004fb6:	d103      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004fb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fbe:	e003      	b.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fc4:	f000 bccf 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fc8:	f000 bccd 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004fcc:	4b40      	ldr	r3, [pc, #256]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fd2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004fd6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d104      	bne.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004fde:	f7fe fc7b 	bl	80038d8 <HAL_RCC_GetPCLK3Freq>
 8004fe2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004fe4:	f000 bcbf 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fee:	d108      	bne.n	8005002 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ff0:	f107 030c 	add.w	r3, r7, #12
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff fc15 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ffe:	f000 bcb2 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005002:	4b33      	ldr	r3, [pc, #204]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b02      	cmp	r3, #2
 800500c:	d10d      	bne.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800500e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005010:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005014:	d109      	bne.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005016:	4b2e      	ldr	r3, [pc, #184]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	08db      	lsrs	r3, r3, #3
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	4a2c      	ldr	r2, [pc, #176]	@ (80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8005022:	fa22 f303 	lsr.w	r3, r2, r3
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005028:	e020      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800502a:	4b29      	ldr	r3, [pc, #164]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005032:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005036:	d106      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8005038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800503e:	d102      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8005040:	4b25      	ldr	r3, [pc, #148]	@ (80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8005042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005044:	e012      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005046:	4b22      	ldr	r3, [pc, #136]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b02      	cmp	r3, #2
 8005052:	d107      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8005054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005056:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800505a:	d103      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 800505c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005062:	e003      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005068:	f000 bc7d 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800506c:	f000 bc7b 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005070:	4b17      	ldr	r3, [pc, #92]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005072:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800507c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507e:	2b00      	cmp	r3, #0
 8005080:	d104      	bne.n	800508c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8005082:	f7fe fbe1 	bl	8003848 <HAL_RCC_GetHCLKFreq>
 8005086:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8005088:	f000 bc6d 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800508c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508e:	2b01      	cmp	r3, #1
 8005090:	d104      	bne.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005092:	f7fe faad 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8005096:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8005098:	f000 bc65 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800509c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d108      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050a2:	f107 030c 	add.w	r3, r7, #12
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fbbc 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050b0:	f000 bc59 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80050b4:	4b06      	ldr	r3, [pc, #24]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050c0:	d10e      	bne.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 80050c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	d10b      	bne.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 80050c8:	4b04      	ldr	r3, [pc, #16]	@ (80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80050ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050cc:	e02c      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 80050ce:	bf00      	nop
 80050d0:	44020c00 	.word	0x44020c00
 80050d4:	03d09000 	.word	0x03d09000
 80050d8:	003d0900 	.word	0x003d0900
 80050dc:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80050e0:	4b95      	ldr	r3, [pc, #596]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d10c      	bne.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 80050ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d109      	bne.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050f2:	4b91      	ldr	r3, [pc, #580]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	08db      	lsrs	r3, r3, #3
 80050f8:	f003 0303 	and.w	r3, r3, #3
 80050fc:	4a8f      	ldr	r2, [pc, #572]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80050fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005102:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005104:	e010      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8005106:	4b8c      	ldr	r3, [pc, #560]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800510e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005112:	d105      	bne.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	2b05      	cmp	r3, #5
 8005118:	d102      	bne.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800511a:	4b89      	ldr	r3, [pc, #548]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800511c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800511e:	e003      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005124:	f000 bc1f 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005128:	f000 bc1d 	b.w	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800512c:	4b82      	ldr	r3, [pc, #520]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800512e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8005138:	4b7f      	ldr	r3, [pc, #508]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800513a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b02      	cmp	r3, #2
 8005144:	d106      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	2b00      	cmp	r3, #0
 800514a:	d103      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 800514c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005152:	e011      	b.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8005154:	4b78      	ldr	r3, [pc, #480]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005156:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800515a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800515e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005162:	d106      	bne.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	2b08      	cmp	r3, #8
 8005168:	d103      	bne.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 800516a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800516e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005170:	e002      	b.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8005172:	2300      	movs	r3, #0
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005176:	e3f6      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005178:	e3f5      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800517a:	4b6f      	ldr	r3, [pc, #444]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800517c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005180:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005184:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	2b00      	cmp	r3, #0
 800518a:	d103      	bne.n	8005194 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800518c:	f7fe fb78 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 8005190:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005192:	e3e8      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8005194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005196:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800519a:	d107      	bne.n	80051ac <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800519c:	f107 030c 	add.w	r3, r7, #12
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff fb3f 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051aa:	e3dc      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80051ac:	4b62      	ldr	r3, [pc, #392]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d10d      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80051b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051be:	d109      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051c0:	4b5d      	ldr	r3, [pc, #372]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	08db      	lsrs	r3, r3, #3
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	4a5c      	ldr	r2, [pc, #368]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051cc:	fa22 f303 	lsr.w	r3, r2, r3
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d2:	e010      	b.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80051d4:	4b58      	ldr	r3, [pc, #352]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051e0:	d106      	bne.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80051e8:	d102      	bne.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 80051ea:	4b55      	ldr	r3, [pc, #340]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ee:	e002      	b.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051f4:	e3b7      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80051f6:	e3b6      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80051f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80051fe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	2b00      	cmp	r3, #0
 8005208:	d103      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800520a:	f7fe fb39 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 800520e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005210:	e3a9      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8005212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005214:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005218:	d107      	bne.n	800522a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800521a:	f107 030c 	add.w	r3, r7, #12
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff fb00 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005228:	e39d      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800522a:	4b43      	ldr	r3, [pc, #268]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b02      	cmp	r3, #2
 8005234:	d10d      	bne.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8005236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005238:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800523c:	d109      	bne.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800523e:	4b3e      	ldr	r3, [pc, #248]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	08db      	lsrs	r3, r3, #3
 8005244:	f003 0303 	and.w	r3, r3, #3
 8005248:	4a3c      	ldr	r2, [pc, #240]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800524a:	fa22 f303 	lsr.w	r3, r2, r3
 800524e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005250:	e010      	b.n	8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8005252:	4b39      	ldr	r3, [pc, #228]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800525a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800525e:	d106      	bne.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8005260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005262:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005266:	d102      	bne.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8005268:	4b35      	ldr	r3, [pc, #212]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800526a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800526c:	e002      	b.n	8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005272:	e378      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005274:	e377      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8005276:	4b30      	ldr	r3, [pc, #192]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005278:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800527c:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005280:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8005282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005284:	2b00      	cmp	r3, #0
 8005286:	d103      	bne.n	8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005288:	f7fe fafa 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 800528c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800528e:	e36a      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8005290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005292:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005296:	d107      	bne.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005298:	f107 030c 	add.w	r3, r7, #12
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff fac1 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052a6:	e35e      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80052a8:	4b23      	ldr	r3, [pc, #140]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d10d      	bne.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 80052b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052ba:	d109      	bne.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	08db      	lsrs	r3, r3, #3
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	4a1d      	ldr	r2, [pc, #116]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
 80052cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052ce:	e34a      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052d4:	e347      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80052d6:	4b18      	ldr	r3, [pc, #96]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80052d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052dc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80052e0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 80052e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d103      	bne.n	80052f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80052e8:	f7fe faf6 	bl	80038d8 <HAL_RCC_GetPCLK3Freq>
 80052ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80052ee:	e33a      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 80052f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052f6:	d107      	bne.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052f8:	f107 030c 	add.w	r3, r7, #12
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff fa91 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005306:	e32e      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8005308:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b02      	cmp	r3, #2
 8005312:	d10d      	bne.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8005314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800531a:	d109      	bne.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800531c:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	08db      	lsrs	r3, r3, #3
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	4a05      	ldr	r2, [pc, #20]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
 800532c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800532e:	e31a      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005334:	e317      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005336:	bf00      	nop
 8005338:	44020c00 	.word	0x44020c00
 800533c:	03d09000 	.word	0x03d09000
 8005340:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005344:	4b9b      	ldr	r3, [pc, #620]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005346:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800534a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800534e:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8005350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005352:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005356:	d044      	beq.n	80053e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8005358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800535e:	d879      	bhi.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005366:	d02d      	beq.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8005368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800536e:	d871      	bhi.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005372:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005376:	d017      	beq.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800537e:	d869      	bhi.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005382:	2b00      	cmp	r3, #0
 8005384:	d004      	beq.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8005386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538c:	d004      	beq.n	8005398 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800538e:	e061      	b.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8005390:	f7fe faa2 	bl	80038d8 <HAL_RCC_GetPCLK3Freq>
 8005394:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005396:	e060      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005398:	f107 030c 	add.w	r3, r7, #12
 800539c:	4618      	mov	r0, r3
 800539e:	f7ff fa41 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053a6:	e058      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80053a8:	4b82      	ldr	r3, [pc, #520]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80053aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d103      	bne.n	80053be <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 80053b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80053bc:	e04d      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80053be:	2300      	movs	r3, #0
 80053c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053c2:	e04a      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80053c4:	4b7b      	ldr	r3, [pc, #492]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80053c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053d2:	d103      	bne.n	80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 80053d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80053d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80053da:	e03e      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80053dc:	2300      	movs	r3, #0
 80053de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053e0:	e03b      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80053e2:	4b74      	ldr	r3, [pc, #464]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80053e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80053ec:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80053ee:	4b71      	ldr	r3, [pc, #452]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d10c      	bne.n	8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d109      	bne.n	8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005400:	4b6c      	ldr	r3, [pc, #432]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	08db      	lsrs	r3, r3, #3
 8005406:	f003 0303 	and.w	r3, r3, #3
 800540a:	4a6b      	ldr	r2, [pc, #428]	@ (80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
 8005410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005412:	e01e      	b.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005414:	4b67      	ldr	r3, [pc, #412]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800541c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005420:	d106      	bne.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8005422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005428:	d102      	bne.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800542a:	4b64      	ldr	r3, [pc, #400]	@ (80055bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800542c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800542e:	e010      	b.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005430:	4b60      	ldr	r3, [pc, #384]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005438:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800543c:	d106      	bne.n	800544c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005444:	d102      	bne.n	800544c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005446:	4b5e      	ldr	r3, [pc, #376]	@ (80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800544a:	e002      	b.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800544c:	2300      	movs	r3, #0
 800544e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005450:	e003      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8005452:	e002      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005458:	bf00      	nop
          }
        }
        break;
 800545a:	e284      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800545c:	4b55      	ldr	r3, [pc, #340]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800545e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005462:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005466:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800546e:	d044      	beq.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8005470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005472:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005476:	d879      	bhi.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800547e:	d02d      	beq.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8005480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005482:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005486:	d871      	bhi.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800548e:	d017      	beq.n	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8005490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005492:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005496:	d869      	bhi.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549a:	2b00      	cmp	r3, #0
 800549c:	d004      	beq.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800549e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054a4:	d004      	beq.n	80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80054a6:	e061      	b.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80054a8:	f7fe f9ea 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 80054ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80054ae:	e060      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054b0:	f107 030c 	add.w	r3, r7, #12
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7ff f9b5 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054be:	e058      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80054c0:	4b3c      	ldr	r3, [pc, #240]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d103      	bne.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 80054ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80054d4:	e04d      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80054d6:	2300      	movs	r3, #0
 80054d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054da:	e04a      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80054dc:	4b35      	ldr	r3, [pc, #212]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054ea:	d103      	bne.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 80054ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80054f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80054f2:	e03e      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054f8:	e03b      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80054fa:	4b2e      	ldr	r3, [pc, #184]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005500:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005506:	4b2b      	ldr	r3, [pc, #172]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b02      	cmp	r3, #2
 8005510:	d10c      	bne.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d109      	bne.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005518:	4b26      	ldr	r3, [pc, #152]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	08db      	lsrs	r3, r3, #3
 800551e:	f003 0303 	and.w	r3, r3, #3
 8005522:	4a25      	ldr	r2, [pc, #148]	@ (80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005524:	fa22 f303 	lsr.w	r3, r2, r3
 8005528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800552a:	e01e      	b.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800552c:	4b21      	ldr	r3, [pc, #132]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005538:	d106      	bne.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800553a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005540:	d102      	bne.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005542:	4b1e      	ldr	r3, [pc, #120]	@ (80055bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8005544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005546:	e010      	b.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005548:	4b1a      	ldr	r3, [pc, #104]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005550:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005554:	d106      	bne.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800555c:	d102      	bne.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800555e:	4b18      	ldr	r3, [pc, #96]	@ (80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005562:	e002      	b.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005568:	e003      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800556a:	e002      	b.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 800556c:	2300      	movs	r3, #0
 800556e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005570:	bf00      	nop
          }
        }
        break;
 8005572:	e1f8      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005574:	4b0f      	ldr	r3, [pc, #60]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005576:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800557a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800557e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8005580:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005588:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800558c:	d105      	bne.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800558e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	d102      	bne.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8005594:	4b0a      	ldr	r3, [pc, #40]	@ (80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8005598:	e1e5      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055a0:	d110      	bne.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055a2:	f107 0318 	add.w	r3, r7, #24
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fe ffd0 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055b0:	e1d9      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80055b2:	bf00      	nop
 80055b4:	44020c00 	.word	0x44020c00
 80055b8:	03d09000 	.word	0x03d09000
 80055bc:	003d0900 	.word	0x003d0900
 80055c0:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80055c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055ca:	d107      	bne.n	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055cc:	f107 030c 	add.w	r3, r7, #12
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff f927 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055da:	e1c4      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055e0:	e1c1      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80055e2:	4b9d      	ldr	r3, [pc, #628]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80055ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d859      	bhi.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 80055f4:	a201      	add	r2, pc, #4	@ (adr r2, 80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80055f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fa:	bf00      	nop
 80055fc:	08005611 	.word	0x08005611
 8005600:	08005621 	.word	0x08005621
 8005604:	080056a9 	.word	0x080056a9
 8005608:	08005631 	.word	0x08005631
 800560c:	08005637 	.word	0x08005637
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005610:	f107 0318 	add.w	r3, r7, #24
 8005614:	4618      	mov	r0, r3
 8005616:	f7fe ff99 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800561e:	e046      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005620:	f107 030c 	add.w	r3, r7, #12
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff f8fd 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800562e:	e03e      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005630:	4b8a      	ldr	r3, [pc, #552]	@ (800585c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005632:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005634:	e03b      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005636:	4b88      	ldr	r3, [pc, #544]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005638:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005640:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005642:	4b85      	ldr	r3, [pc, #532]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b02      	cmp	r3, #2
 800564c:	d10c      	bne.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	2b00      	cmp	r3, #0
 8005652:	d109      	bne.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005654:	4b80      	ldr	r3, [pc, #512]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	08db      	lsrs	r3, r3, #3
 800565a:	f003 0303 	and.w	r3, r3, #3
 800565e:	4a80      	ldr	r2, [pc, #512]	@ (8005860 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005660:	fa22 f303 	lsr.w	r3, r2, r3
 8005664:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005666:	e01e      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005668:	4b7b      	ldr	r3, [pc, #492]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005674:	d106      	bne.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800567c:	d102      	bne.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800567e:	4b79      	ldr	r3, [pc, #484]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005682:	e010      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005684:	4b74      	ldr	r3, [pc, #464]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005690:	d106      	bne.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005698:	d102      	bne.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800569a:	4b73      	ldr	r3, [pc, #460]	@ (8005868 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800569c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800569e:	e002      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80056a4:	e003      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 80056a6:	e002      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 80056a8:	2300      	movs	r3, #0
 80056aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80056ac:	bf00      	nop
          }
        }
        break;
 80056ae:	e15a      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80056b0:	4b69      	ldr	r3, [pc, #420]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80056bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d022      	beq.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	2b20      	cmp	r3, #32
 80056c6:	d858      	bhi.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	2b18      	cmp	r3, #24
 80056cc:	d019      	beq.n	8005702 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 80056ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d0:	2b18      	cmp	r3, #24
 80056d2:	d852      	bhi.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80056da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d008      	beq.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 80056e0:	e04b      	b.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056e2:	f107 0318 	add.w	r3, r7, #24
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fe ff30 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80056f0:	e046      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056f2:	f107 030c 	add.w	r3, r7, #12
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff f894 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005700:	e03e      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005702:	4b56      	ldr	r3, [pc, #344]	@ (800585c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005704:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005706:	e03b      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005708:	4b53      	ldr	r3, [pc, #332]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800570a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800570e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005714:	4b50      	ldr	r3, [pc, #320]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b02      	cmp	r3, #2
 800571e:	d10c      	bne.n	800573a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	2b00      	cmp	r3, #0
 8005724:	d109      	bne.n	800573a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005726:	4b4c      	ldr	r3, [pc, #304]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	08db      	lsrs	r3, r3, #3
 800572c:	f003 0303 	and.w	r3, r3, #3
 8005730:	4a4b      	ldr	r2, [pc, #300]	@ (8005860 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005732:	fa22 f303 	lsr.w	r3, r2, r3
 8005736:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005738:	e01e      	b.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800573a:	4b47      	ldr	r3, [pc, #284]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005746:	d106      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8005748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800574e:	d102      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005750:	4b44      	ldr	r3, [pc, #272]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005752:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005754:	e010      	b.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005756:	4b40      	ldr	r3, [pc, #256]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800575e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005762:	d106      	bne.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8005764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005766:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800576a:	d102      	bne.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800576c:	4b3e      	ldr	r3, [pc, #248]	@ (8005868 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800576e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005770:	e002      	b.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005772:	2300      	movs	r3, #0
 8005774:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005776:	e003      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8005778:	e002      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 800577a:	2300      	movs	r3, #0
 800577c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800577e:	bf00      	nop
          }
        }
        break;
 8005780:	e0f1      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005782:	4b35      	ldr	r3, [pc, #212]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005788:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005794:	d023      	beq.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8005796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800579c:	d858      	bhi.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800579e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a0:	2bc0      	cmp	r3, #192	@ 0xc0
 80057a2:	d019      	beq.n	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80057a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80057a8:	d852      	bhi.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80057aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	2b40      	cmp	r3, #64	@ 0x40
 80057b4:	d008      	beq.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80057b6:	e04b      	b.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80057b8:	f107 0318 	add.w	r3, r7, #24
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fe fec5 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80057c6:	e046      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057c8:	f107 030c 	add.w	r3, r7, #12
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff f829 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80057d6:	e03e      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80057d8:	4b20      	ldr	r3, [pc, #128]	@ (800585c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80057dc:	e03b      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80057de:	4b1e      	ldr	r3, [pc, #120]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80057e8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80057ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d10c      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80057f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d109      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80057fc:	4b16      	ldr	r3, [pc, #88]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	08db      	lsrs	r3, r3, #3
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	4a16      	ldr	r2, [pc, #88]	@ (8005860 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005808:	fa22 f303 	lsr.w	r3, r2, r3
 800580c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800580e:	e01e      	b.n	800584e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005810:	4b11      	ldr	r3, [pc, #68]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800581c:	d106      	bne.n	800582c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005824:	d102      	bne.n	800582c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005826:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005828:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800582a:	e010      	b.n	800584e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800582c:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005838:	d106      	bne.n	8005848 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005840:	d102      	bne.n	8005848 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005842:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005846:	e002      	b.n	800584e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005848:	2300      	movs	r3, #0
 800584a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800584c:	e003      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800584e:	e002      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8005850:	2300      	movs	r3, #0
 8005852:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005854:	bf00      	nop
          }
        }
        break;
 8005856:	e086      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005858:	44020c00 	.word	0x44020c00
 800585c:	00bb8000 	.word	0x00bb8000
 8005860:	03d09000 	.word	0x03d09000
 8005864:	003d0900 	.word	0x003d0900
 8005868:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800586c:	4b40      	ldr	r3, [pc, #256]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800586e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005872:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005876:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005878:	4b3d      	ldr	r3, [pc, #244]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005884:	d105      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8005886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005888:	2b00      	cmp	r3, #0
 800588a:	d102      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 800588c:	4b39      	ldr	r3, [pc, #228]	@ (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800588e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005890:	e031      	b.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005892:	4b37      	ldr	r3, [pc, #220]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800589a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800589e:	d10a      	bne.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80058a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a2:	2b10      	cmp	r3, #16
 80058a4:	d107      	bne.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058a6:	f107 0318 	add.w	r3, r7, #24
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fe fe4e 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058b4:	e01f      	b.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80058b6:	4b2e      	ldr	r3, [pc, #184]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80058b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d106      	bne.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d103      	bne.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 80058ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058d0:	e011      	b.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80058d2:	4b27      	ldr	r3, [pc, #156]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80058d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058e0:	d106      	bne.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 80058e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e4:	2b30      	cmp	r3, #48	@ 0x30
 80058e6:	d103      	bne.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 80058e8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80058ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058ee:	e002      	b.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80058f4:	e037      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80058f6:	e036      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80058f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80058fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005902:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005906:	2b10      	cmp	r3, #16
 8005908:	d107      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800590a:	f107 0318 	add.w	r3, r7, #24
 800590e:	4618      	mov	r0, r3
 8005910:	f7fe fe1c 	bl	800454c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005918:	e025      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800591a:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005922:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005926:	d10a      	bne.n	800593e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	2b20      	cmp	r3, #32
 800592c:	d107      	bne.n	800593e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800592e:	f107 030c 	add.w	r3, r7, #12
 8005932:	4618      	mov	r0, r3
 8005934:	f7fe ff76 	bl	8004824 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800593c:	e00f      	b.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800593e:	4b0c      	ldr	r3, [pc, #48]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005946:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800594a:	d105      	bne.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 800594c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594e:	2b30      	cmp	r3, #48	@ 0x30
 8005950:	d102      	bne.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8005952:	4b08      	ldr	r3, [pc, #32]	@ (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005956:	e002      	b.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 800595c:	e003      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800595e:	e002      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005964:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8005966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005968:	4618      	mov	r0, r3
 800596a:	3730      	adds	r7, #48	@ 0x30
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	44020c00 	.word	0x44020c00
 8005974:	02dc6c00 	.word	0x02dc6c00

08005978 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005980:	4b48      	ldr	r3, [pc, #288]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a47      	ldr	r2, [pc, #284]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005986:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800598a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800598c:	f7fb fba6 	bl	80010dc <HAL_GetTick>
 8005990:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005992:	e008      	b.n	80059a6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005994:	f7fb fba2 	bl	80010dc <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d901      	bls.n	80059a6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e07a      	b.n	8005a9c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80059a6:	4b3f      	ldr	r3, [pc, #252]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f0      	bne.n	8005994 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80059b2:	4b3c      	ldr	r3, [pc, #240]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 80059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059ba:	f023 0303 	bic.w	r3, r3, #3
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	6811      	ldr	r1, [r2, #0]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6852      	ldr	r2, [r2, #4]
 80059c6:	0212      	lsls	r2, r2, #8
 80059c8:	430a      	orrs	r2, r1
 80059ca:	4936      	ldr	r1, [pc, #216]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	3b01      	subs	r3, #1
 80059e0:	025b      	lsls	r3, r3, #9
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	431a      	orrs	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	3b01      	subs	r3, #1
 80059ec:	041b      	lsls	r3, r3, #16
 80059ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059f2:	431a      	orrs	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	061b      	lsls	r3, r3, #24
 80059fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a00:	4928      	ldr	r1, [pc, #160]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005a06:	4b27      	ldr	r3, [pc, #156]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	f023 020c 	bic.w	r2, r3, #12
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	4924      	ldr	r1, [pc, #144]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005a18:	4b22      	ldr	r3, [pc, #136]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1c:	f023 0220 	bic.w	r2, r3, #32
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	491f      	ldr	r1, [pc, #124]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a32:	491c      	ldr	r1, [pc, #112]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005a38:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3c:	4a19      	ldr	r2, [pc, #100]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a3e:	f023 0310 	bic.w	r3, r3, #16
 8005a42:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8005a44:	4b17      	ldr	r3, [pc, #92]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a48:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a4c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	6a12      	ldr	r2, [r2, #32]
 8005a54:	00d2      	lsls	r2, r2, #3
 8005a56:	4913      	ldr	r1, [pc, #76]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005a5c:	4b11      	ldr	r3, [pc, #68]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a60:	4a10      	ldr	r2, [pc, #64]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a62:	f043 0310 	orr.w	r3, r3, #16
 8005a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8005a68:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a72:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a74:	f7fb fb32 	bl	80010dc <HAL_GetTick>
 8005a78:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a7a:	e008      	b.n	8005a8e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a7c:	f7fb fb2e 	bl	80010dc <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d901      	bls.n	8005a8e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e006      	b.n	8005a9c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a8e:	4b05      	ldr	r3, [pc, #20]	@ (8005aa4 <RCCEx_PLL2_Config+0x12c>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0f0      	beq.n	8005a7c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0

}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	44020c00 	.word	0x44020c00

08005aa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e042      	b.n	8005b40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fb f859 	bl	8000b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2224      	movs	r2, #36	@ 0x24
 8005ad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0201 	bic.w	r2, r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 fef2 	bl	80068dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fd71 	bl	80065e0 <UART_SetConfig>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e01b      	b.n	8005b40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0201 	orr.w	r2, r2, #1
 8005b36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 ff71 	bl	8006a20 <UART_CheckIdleState>
 8005b3e:	4603      	mov	r3, r0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08a      	sub	sp, #40	@ 0x28
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5e:	2b20      	cmp	r3, #32
 8005b60:	f040 808b 	bne.w	8005c7a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <HAL_UART_Transmit+0x28>
 8005b6a:	88fb      	ldrh	r3, [r7, #6]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e083      	b.n	8005c7c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b7e:	2b80      	cmp	r3, #128	@ 0x80
 8005b80:	d107      	bne.n	8005b92 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b90:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2221      	movs	r2, #33	@ 0x21
 8005b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ba2:	f7fb fa9b 	bl	80010dc <HAL_GetTick>
 8005ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	88fa      	ldrh	r2, [r7, #6]
 8005bb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc0:	d108      	bne.n	8005bd4 <HAL_UART_Transmit+0x8c>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d104      	bne.n	8005bd4 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	e003      	b.n	8005bdc <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bdc:	e030      	b.n	8005c40 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2180      	movs	r1, #128	@ 0x80
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 ffc3 	bl	8006b74 <UART_WaitOnFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d005      	beq.n	8005c00 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e03d      	b.n	8005c7c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10b      	bne.n	8005c1e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	881b      	ldrh	r3, [r3, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	3302      	adds	r3, #2
 8005c1a:	61bb      	str	r3, [r7, #24]
 8005c1c:	e007      	b.n	8005c2e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	781a      	ldrb	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1c8      	bne.n	8005bde <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2200      	movs	r2, #0
 8005c54:	2140      	movs	r1, #64	@ 0x40
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f000 ff8c 	bl	8006b74 <UART_WaitOnFlagUntilTimeout>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d005      	beq.n	8005c6e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e006      	b.n	8005c7c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	e000      	b.n	8005c7c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8005c7a:	2302      	movs	r3, #2
  }
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b094      	sub	sp, #80	@ 0x50
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c94:	e853 3f00 	ldrex	r3, [r3]
 8005c98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8005ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005caa:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cb2:	e841 2300 	strex	r3, r2, [r1]
 8005cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1e6      	bne.n	8005c8c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	3308      	adds	r3, #8
 8005cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	e853 3f00 	ldrex	r3, [r3]
 8005ccc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8005cd4:	f023 0301 	bic.w	r3, r3, #1
 8005cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3308      	adds	r3, #8
 8005ce0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ce8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e3      	bne.n	8005cbe <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d118      	bne.n	8005d30 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	e853 3f00 	ldrex	r3, [r3]
 8005d0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f023 0310 	bic.w	r3, r3, #16
 8005d12:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	461a      	mov	r2, r3
 8005d1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d1c:	61bb      	str	r3, [r7, #24]
 8005d1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d20:	6979      	ldr	r1, [r7, #20]
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	e841 2300 	strex	r3, r2, [r1]
 8005d28:	613b      	str	r3, [r7, #16]
   return(result);
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1e6      	bne.n	8005cfe <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3a:	2b80      	cmp	r3, #128	@ 0x80
 8005d3c:	d11d      	bne.n	8005d7a <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d019      	beq.n	8005d7a <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fb fda4 	bl	80018a0 <HAL_DMA_Abort>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00d      	beq.n	8005d7a <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fb ffa2 	bl	8001cac <HAL_DMA_GetError>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b10      	cmp	r3, #16
 8005d6c:	d105      	bne.n	8005d7a <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2210      	movs	r2, #16
 8005d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e059      	b.n	8005e2e <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d84:	2b40      	cmp	r3, #64	@ 0x40
 8005d86:	d121      	bne.n	8005dcc <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d01c      	beq.n	8005dcc <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d98:	2200      	movs	r2, #0
 8005d9a:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fb fd7c 	bl	80018a0 <HAL_DMA_Abort>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00e      	beq.n	8005dcc <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7fb ff79 	bl	8001cac <HAL_DMA_GetError>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d105      	bne.n	8005dcc <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2210      	movs	r2, #16
 8005dc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e030      	b.n	8005e2e <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	220f      	movs	r2, #15
 8005de2:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005de8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dec:	d107      	bne.n	8005dfe <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	699a      	ldr	r2, [r3, #24]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f042 0210 	orr.w	r2, r2, #16
 8005dfc:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699a      	ldr	r2, [r3, #24]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0208 	orr.w	r2, r2, #8
 8005e0c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2220      	movs	r2, #32
 8005e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3750      	adds	r7, #80	@ 0x50
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b094      	sub	sp, #80	@ 0x50
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e60:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e66:	e841 2300 	strex	r3, r2, [r1]
 8005e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1e6      	bne.n	8005e40 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3308      	adds	r3, #8
 8005e78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	e853 3f00 	ldrex	r3, [r3]
 8005e80:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e88:	f023 0301 	bic.w	r3, r3, #1
 8005e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3308      	adds	r3, #8
 8005e94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e9e:	e841 2300 	strex	r3, r2, [r1]
 8005ea2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1e3      	bne.n	8005e72 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d118      	bne.n	8005ee4 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f023 0310 	bic.w	r3, r3, #16
 8005ec6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	461a      	mov	r2, r3
 8005ece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ed0:	61bb      	str	r3, [r7, #24]
 8005ed2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6979      	ldr	r1, [r7, #20]
 8005ed6:	69ba      	ldr	r2, [r7, #24]
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e6      	bne.n	8005eb2 <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eee:	2b40      	cmp	r3, #64	@ 0x40
 8005ef0:	d13a      	bne.n	8005f68 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d017      	beq.n	8005f2c <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f02:	4a26      	ldr	r2, [pc, #152]	@ (8005f9c <HAL_UART_AbortReceive_IT+0x164>)
 8005f04:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7fb fd43 	bl	8001998 <HAL_DMA_Abort_IT>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d03c      	beq.n	8005f92 <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005f26:	4610      	mov	r0, r2
 8005f28:	4798      	blx	r3
 8005f2a:	e032      	b.n	8005f92 <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	220f      	movs	r2, #15
 8005f40:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f042 0208 	orr.w	r2, r2, #8
 8005f50:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 fb33 	bl	80065cc <HAL_UART_AbortReceiveCpltCallback>
 8005f66:	e014      	b.n	8005f92 <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	220f      	movs	r2, #15
 8005f7c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fb1d 	bl	80065cc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3750      	adds	r7, #80	@ 0x50
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	08007411 	.word	0x08007411

08005fa0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b0ae      	sub	sp, #184	@ 0xb8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005fc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005fca:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005fce:	4013      	ands	r3, r2
 8005fd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8005fd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d11b      	bne.n	8006014 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005fdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005fe0:	f003 0320 	and.w	r3, r3, #32
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d015      	beq.n	8006014 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005fe8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fec:	f003 0320 	and.w	r3, r3, #32
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d105      	bne.n	8006000 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d009      	beq.n	8006014 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006004:	2b00      	cmp	r3, #0
 8006006:	f000 82ac 	beq.w	8006562 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	4798      	blx	r3
      }
      return;
 8006012:	e2a6      	b.n	8006562 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006014:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 80fd 	beq.w	8006218 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800601e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006022:	4b7a      	ldr	r3, [pc, #488]	@ (800620c <HAL_UART_IRQHandler+0x26c>)
 8006024:	4013      	ands	r3, r2
 8006026:	2b00      	cmp	r3, #0
 8006028:	d106      	bne.n	8006038 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800602a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800602e:	4b78      	ldr	r3, [pc, #480]	@ (8006210 <HAL_UART_IRQHandler+0x270>)
 8006030:	4013      	ands	r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 80f0 	beq.w	8006218 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006038:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b00      	cmp	r3, #0
 8006042:	d011      	beq.n	8006068 <HAL_UART_IRQHandler+0xc8>
 8006044:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00b      	beq.n	8006068 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2201      	movs	r2, #1
 8006056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800605e:	f043 0201 	orr.w	r2, r3, #1
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006068:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d011      	beq.n	8006098 <HAL_UART_IRQHandler+0xf8>
 8006074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00b      	beq.n	8006098 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2202      	movs	r2, #2
 8006086:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800608e:	f043 0204 	orr.w	r2, r3, #4
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006098:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800609c:	f003 0304 	and.w	r3, r3, #4
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d011      	beq.n	80060c8 <HAL_UART_IRQHandler+0x128>
 80060a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00b      	beq.n	80060c8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2204      	movs	r2, #4
 80060b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060be:	f043 0202 	orr.w	r2, r3, #2
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80060c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d017      	beq.n	8006104 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80060d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d105      	bne.n	80060ec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80060e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80060e4:	4b49      	ldr	r3, [pc, #292]	@ (800620c <HAL_UART_IRQHandler+0x26c>)
 80060e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00b      	beq.n	8006104 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2208      	movs	r2, #8
 80060f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060fa:	f043 0208 	orr.w	r2, r3, #8
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006104:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800610c:	2b00      	cmp	r3, #0
 800610e:	d012      	beq.n	8006136 <HAL_UART_IRQHandler+0x196>
 8006110:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006114:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00c      	beq.n	8006136 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006124:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800612c:	f043 0220 	orr.w	r2, r3, #32
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 8212 	beq.w	8006566 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006142:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006146:	f003 0320 	and.w	r3, r3, #32
 800614a:	2b00      	cmp	r3, #0
 800614c:	d013      	beq.n	8006176 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800614e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b00      	cmp	r3, #0
 8006158:	d105      	bne.n	8006166 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800615a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800615e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800617c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800618a:	2b40      	cmp	r3, #64	@ 0x40
 800618c:	d005      	beq.n	800619a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800618e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006192:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006196:	2b00      	cmp	r3, #0
 8006198:	d02e      	beq.n	80061f8 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 ffb3 	bl	8007106 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b40      	cmp	r3, #64	@ 0x40
 80061ac:	d120      	bne.n	80061f0 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d017      	beq.n	80061e8 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061be:	4a15      	ldr	r2, [pc, #84]	@ (8006214 <HAL_UART_IRQHandler+0x274>)
 80061c0:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7fb fbe5 	bl	8001998 <HAL_DMA_Abort_IT>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d019      	beq.n	8006208 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80061e2:	4610      	mov	r0, r2
 80061e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e6:	e00f      	b.n	8006208 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f9e5 	bl	80065b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ee:	e00b      	b.n	8006208 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f9e1 	bl	80065b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f6:	e007      	b.n	8006208 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f9dd 	bl	80065b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006206:	e1ae      	b.n	8006566 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006208:	bf00      	nop
    return;
 800620a:	e1ac      	b.n	8006566 <HAL_UART_IRQHandler+0x5c6>
 800620c:	10000001 	.word	0x10000001
 8006210:	04000120 	.word	0x04000120
 8006214:	080073ed 	.word	0x080073ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800621c:	2b01      	cmp	r3, #1
 800621e:	f040 8142 	bne.w	80064a6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006222:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006226:	f003 0310 	and.w	r3, r3, #16
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 813b 	beq.w	80064a6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006230:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b00      	cmp	r3, #0
 800623a:	f000 8134 	beq.w	80064a6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2210      	movs	r2, #16
 8006244:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006250:	2b40      	cmp	r3, #64	@ 0x40
 8006252:	f040 80aa 	bne.w	80063aa <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006260:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8006264:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8084 	beq.w	8006376 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006274:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8006278:	429a      	cmp	r2, r3
 800627a:	d27c      	bcs.n	8006376 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8006282:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800628c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800628e:	2b81      	cmp	r3, #129	@ 0x81
 8006290:	d060      	beq.n	8006354 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006298:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800629a:	e853 3f00 	ldrex	r3, [r3]
 800629e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80062a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80062b8:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80062bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80062c0:	e841 2300 	strex	r3, r2, [r1]
 80062c4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80062c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1e2      	bne.n	8006292 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3308      	adds	r3, #8
 80062d2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062d6:	e853 3f00 	ldrex	r3, [r3]
 80062da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80062dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062de:	f023 0301 	bic.w	r3, r3, #1
 80062e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3308      	adds	r3, #8
 80062ec:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80062f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80062f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062f6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062f8:	e841 2300 	strex	r3, r2, [r1]
 80062fc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1e3      	bne.n	80062cc <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2220      	movs	r2, #32
 8006308:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800631a:	e853 3f00 	ldrex	r3, [r3]
 800631e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006320:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006322:	f023 0310 	bic.w	r3, r3, #16
 8006326:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006334:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006336:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006338:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800633a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800633c:	e841 2300 	strex	r3, r2, [r1]
 8006340:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1e4      	bne.n	8006312 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800634e:	4618      	mov	r0, r3
 8006350:	f7fb faa6 	bl	80018a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006366:	b29b      	uxth	r3, r3
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	b29b      	uxth	r3, r3
 800636c:	4619      	mov	r1, r3
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7fa fd4a 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006374:	e0f9      	b.n	800656a <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800637c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8006380:	429a      	cmp	r2, r3
 8006382:	f040 80f2 	bne.w	800656a <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800638c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800638e:	2b81      	cmp	r3, #129	@ 0x81
 8006390:	f040 80eb 	bne.w	800656a <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80063a0:	4619      	mov	r1, r3
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7fa fd30 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
      return;
 80063a8:	e0df      	b.n	800656a <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 80d1 	beq.w	800656e <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 80063cc:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 80cc 	beq.w	800656e <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e4      	bne.n	80063d6 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3308      	adds	r3, #8
 8006412:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006416:	e853 3f00 	ldrex	r3, [r3]
 800641a:	623b      	str	r3, [r7, #32]
   return(result);
 800641c:	6a3b      	ldr	r3, [r7, #32]
 800641e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006422:	f023 0301 	bic.w	r3, r3, #1
 8006426:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	3308      	adds	r3, #8
 8006430:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006434:	633a      	str	r2, [r7, #48]	@ 0x30
 8006436:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800643a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800643c:	e841 2300 	strex	r3, r2, [r1]
 8006440:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1e1      	bne.n	800640c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2220      	movs	r2, #32
 800644c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	60fb      	str	r3, [r7, #12]
   return(result);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f023 0310 	bic.w	r3, r3, #16
 8006470:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	461a      	mov	r2, r3
 800647a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800647e:	61fb      	str	r3, [r7, #28]
 8006480:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	69b9      	ldr	r1, [r7, #24]
 8006484:	69fa      	ldr	r2, [r7, #28]
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	617b      	str	r3, [r7, #20]
   return(result);
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e4      	bne.n	800645c <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2202      	movs	r2, #2
 8006496:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006498:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800649c:	4619      	mov	r1, r3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7fa fcb2 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064a4:	e063      	b.n	800656e <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80064a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80064aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00e      	beq.n	80064d0 <HAL_UART_IRQHandler+0x530>
 80064b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d008      	beq.n	80064d0 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80064c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f001 fd11 	bl	8007ef0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80064ce:	e051      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80064d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80064d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d014      	beq.n	8006506 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80064dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80064e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d105      	bne.n	80064f4 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80064e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d03a      	beq.n	8006572 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	4798      	blx	r3
    }
    return;
 8006504:	e035      	b.n	8006572 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006506:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800650a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	d009      	beq.n	8006526 <HAL_UART_IRQHandler+0x586>
 8006512:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 ff9b 	bl	800745a <UART_EndTransmit_IT>
    return;
 8006524:	e026      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006526:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800652a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d009      	beq.n	8006546 <HAL_UART_IRQHandler+0x5a6>
 8006532:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006536:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d003      	beq.n	8006546 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f001 fcea 	bl	8007f18 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006544:	e016      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006546:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800654a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d010      	beq.n	8006574 <HAL_UART_IRQHandler+0x5d4>
 8006552:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006556:	2b00      	cmp	r3, #0
 8006558:	da0c      	bge.n	8006574 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f001 fcd2 	bl	8007f04 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006560:	e008      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
      return;
 8006562:	bf00      	nop
 8006564:	e006      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
    return;
 8006566:	bf00      	nop
 8006568:	e004      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
      return;
 800656a:	bf00      	nop
 800656c:	e002      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
      return;
 800656e:	bf00      	nop
 8006570:	e000      	b.n	8006574 <HAL_UART_IRQHandler+0x5d4>
    return;
 8006572:	bf00      	nop
  }
}
 8006574:	37b8      	adds	r7, #184	@ 0xb8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop

0800657c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065e4:	b094      	sub	sp, #80	@ 0x50
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065ea:	2300      	movs	r3, #0
 80065ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f2:	689a      	ldr	r2, [r3, #8]
 80065f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	431a      	orrs	r2, r3
 80065fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	431a      	orrs	r2, r3
 8006600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	4313      	orrs	r3, r2
 8006606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	498a      	ldr	r1, [pc, #552]	@ (8006838 <UART_SetConfig+0x258>)
 8006610:	4019      	ands	r1, r3
 8006612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006618:	430b      	orrs	r3, r1
 800661a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800661c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006628:	68d9      	ldr	r1, [r3, #12]
 800662a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	ea40 0301 	orr.w	r3, r0, r1
 8006632:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800663a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	4b7f      	ldr	r3, [pc, #508]	@ (800683c <UART_SetConfig+0x25c>)
 8006640:	429a      	cmp	r2, r3
 8006642:	d004      	beq.n	800664e <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006646:	6a1a      	ldr	r2, [r3, #32]
 8006648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800664a:	4313      	orrs	r3, r2
 800664c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800664e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006658:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800665c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006662:	430b      	orrs	r3, r1
 8006664:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666c:	f023 000f 	bic.w	r0, r3, #15
 8006670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006672:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	ea40 0301 	orr.w	r3, r0, r1
 800667c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800667e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	4b6f      	ldr	r3, [pc, #444]	@ (8006840 <UART_SetConfig+0x260>)
 8006684:	429a      	cmp	r2, r3
 8006686:	d102      	bne.n	800668e <UART_SetConfig+0xae>
 8006688:	2301      	movs	r3, #1
 800668a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800668c:	e01a      	b.n	80066c4 <UART_SetConfig+0xe4>
 800668e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	4b6c      	ldr	r3, [pc, #432]	@ (8006844 <UART_SetConfig+0x264>)
 8006694:	429a      	cmp	r2, r3
 8006696:	d102      	bne.n	800669e <UART_SetConfig+0xbe>
 8006698:	2302      	movs	r3, #2
 800669a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800669c:	e012      	b.n	80066c4 <UART_SetConfig+0xe4>
 800669e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	4b69      	ldr	r3, [pc, #420]	@ (8006848 <UART_SetConfig+0x268>)
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d102      	bne.n	80066ae <UART_SetConfig+0xce>
 80066a8:	2304      	movs	r3, #4
 80066aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ac:	e00a      	b.n	80066c4 <UART_SetConfig+0xe4>
 80066ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	4b62      	ldr	r3, [pc, #392]	@ (800683c <UART_SetConfig+0x25c>)
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d103      	bne.n	80066c0 <UART_SetConfig+0xe0>
 80066b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066be:	e001      	b.n	80066c4 <UART_SetConfig+0xe4>
 80066c0:	2300      	movs	r3, #0
 80066c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	4b5c      	ldr	r3, [pc, #368]	@ (800683c <UART_SetConfig+0x25c>)
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d171      	bne.n	80067b2 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80066ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066d0:	2200      	movs	r2, #0
 80066d2:	623b      	str	r3, [r7, #32]
 80066d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80066d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80066da:	f7fe fa0f 	bl	8004afc <HAL_RCCEx_GetPeriphCLKFreq>
 80066de:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80066e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 80e2 	beq.w	80068ac <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ec:	4a57      	ldr	r2, [pc, #348]	@ (800684c <UART_SetConfig+0x26c>)
 80066ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066f2:	461a      	mov	r2, r3
 80066f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80066fa:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	4413      	add	r3, r2
 8006706:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006708:	429a      	cmp	r2, r3
 800670a:	d305      	bcc.n	8006718 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800670c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006712:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006714:	429a      	cmp	r2, r3
 8006716:	d903      	bls.n	8006720 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800671e:	e0c5      	b.n	80068ac <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006722:	2200      	movs	r2, #0
 8006724:	61bb      	str	r3, [r7, #24]
 8006726:	61fa      	str	r2, [r7, #28]
 8006728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672c:	4a47      	ldr	r2, [pc, #284]	@ (800684c <UART_SetConfig+0x26c>)
 800672e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006732:	b29b      	uxth	r3, r3
 8006734:	2200      	movs	r2, #0
 8006736:	613b      	str	r3, [r7, #16]
 8006738:	617a      	str	r2, [r7, #20]
 800673a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800673e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006742:	f7f9 fdbb 	bl	80002bc <__aeabi_uldivmod>
 8006746:	4602      	mov	r2, r0
 8006748:	460b      	mov	r3, r1
 800674a:	4610      	mov	r0, r2
 800674c:	4619      	mov	r1, r3
 800674e:	f04f 0200 	mov.w	r2, #0
 8006752:	f04f 0300 	mov.w	r3, #0
 8006756:	020b      	lsls	r3, r1, #8
 8006758:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800675c:	0202      	lsls	r2, r0, #8
 800675e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006760:	6849      	ldr	r1, [r1, #4]
 8006762:	0849      	lsrs	r1, r1, #1
 8006764:	2000      	movs	r0, #0
 8006766:	460c      	mov	r4, r1
 8006768:	4605      	mov	r5, r0
 800676a:	eb12 0804 	adds.w	r8, r2, r4
 800676e:	eb43 0905 	adc.w	r9, r3, r5
 8006772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	60bb      	str	r3, [r7, #8]
 800677a:	60fa      	str	r2, [r7, #12]
 800677c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006780:	4640      	mov	r0, r8
 8006782:	4649      	mov	r1, r9
 8006784:	f7f9 fd9a 	bl	80002bc <__aeabi_uldivmod>
 8006788:	4602      	mov	r2, r0
 800678a:	460b      	mov	r3, r1
 800678c:	4613      	mov	r3, r2
 800678e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006792:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006796:	d308      	bcc.n	80067aa <UART_SetConfig+0x1ca>
 8006798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800679a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800679e:	d204      	bcs.n	80067aa <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80067a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80067a6:	60da      	str	r2, [r3, #12]
 80067a8:	e080      	b.n	80068ac <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80067b0:	e07c      	b.n	80068ac <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ba:	d149      	bne.n	8006850 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80067bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067be:	2200      	movs	r2, #0
 80067c0:	603b      	str	r3, [r7, #0]
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067c8:	f7fe f998 	bl	8004afc <HAL_RCCEx_GetPeriphCLKFreq>
 80067cc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d06b      	beq.n	80068ac <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d8:	4a1c      	ldr	r2, [pc, #112]	@ (800684c <UART_SetConfig+0x26c>)
 80067da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067de:	461a      	mov	r2, r3
 80067e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80067e6:	005a      	lsls	r2, r3, #1
 80067e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	085b      	lsrs	r3, r3, #1
 80067ee:	441a      	add	r2, r3
 80067f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067fc:	2b0f      	cmp	r3, #15
 80067fe:	d916      	bls.n	800682e <UART_SetConfig+0x24e>
 8006800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006806:	d212      	bcs.n	800682e <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800680a:	b29b      	uxth	r3, r3
 800680c:	f023 030f 	bic.w	r3, r3, #15
 8006810:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006814:	085b      	lsrs	r3, r3, #1
 8006816:	b29b      	uxth	r3, r3
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	b29a      	uxth	r2, r3
 800681e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006820:	4313      	orrs	r3, r2
 8006822:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800682a:	60da      	str	r2, [r3, #12]
 800682c:	e03e      	b.n	80068ac <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006834:	e03a      	b.n	80068ac <UART_SetConfig+0x2cc>
 8006836:	bf00      	nop
 8006838:	cfff69f3 	.word	0xcfff69f3
 800683c:	44002400 	.word	0x44002400
 8006840:	40013800 	.word	0x40013800
 8006844:	40004400 	.word	0x40004400
 8006848:	40004800 	.word	0x40004800
 800684c:	08009a08 	.word	0x08009a08
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006852:	2200      	movs	r2, #0
 8006854:	469a      	mov	sl, r3
 8006856:	4693      	mov	fp, r2
 8006858:	4650      	mov	r0, sl
 800685a:	4659      	mov	r1, fp
 800685c:	f7fe f94e 	bl	8004afc <HAL_RCCEx_GetPeriphCLKFreq>
 8006860:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006864:	2b00      	cmp	r3, #0
 8006866:	d021      	beq.n	80068ac <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800686a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686c:	4a1a      	ldr	r2, [pc, #104]	@ (80068d8 <UART_SetConfig+0x2f8>)
 800686e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006872:	461a      	mov	r2, r3
 8006874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006876:	fbb3 f2f2 	udiv	r2, r3, r2
 800687a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	085b      	lsrs	r3, r3, #1
 8006880:	441a      	add	r2, r3
 8006882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	fbb2 f3f3 	udiv	r3, r2, r3
 800688a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800688c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800688e:	2b0f      	cmp	r3, #15
 8006890:	d909      	bls.n	80068a6 <UART_SetConfig+0x2c6>
 8006892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006898:	d205      	bcs.n	80068a6 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800689a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800689c:	b29a      	uxth	r2, r3
 800689e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	60da      	str	r2, [r3, #12]
 80068a4:	e002      	b.n	80068ac <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ae:	2201      	movs	r2, #1
 80068b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80068b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b6:	2201      	movs	r2, #1
 80068b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068be:	2200      	movs	r2, #0
 80068c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80068c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c4:	2200      	movs	r2, #0
 80068c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80068c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3750      	adds	r7, #80	@ 0x50
 80068d0:	46bd      	mov	sp, r7
 80068d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068d6:	bf00      	nop
 80068d8:	08009a08 	.word	0x08009a08

080068dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e8:	f003 0308 	and.w	r3, r3, #8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00a      	beq.n	800694a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694e:	f003 0304 	and.w	r3, r3, #4
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00a      	beq.n	800698e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006992:	f003 0320 	and.w	r3, r3, #32
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	430a      	orrs	r2, r1
 80069ae:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01a      	beq.n	80069f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069da:	d10a      	bne.n	80069f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d00a      	beq.n	8006a14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	430a      	orrs	r2, r1
 8006a12:	605a      	str	r2, [r3, #4]
  }
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b098      	sub	sp, #96	@ 0x60
 8006a24:	af02      	add	r7, sp, #8
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a30:	f7fa fb54 	bl	80010dc <HAL_GetTick>
 8006a34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0308 	and.w	r3, r3, #8
 8006a40:	2b08      	cmp	r3, #8
 8006a42:	d12f      	bne.n	8006aa4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f88e 	bl	8006b74 <UART_WaitOnFlagUntilTimeout>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d022      	beq.n	8006aa4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a66:	e853 3f00 	ldrex	r3, [r3]
 8006a6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a84:	e841 2300 	strex	r3, r2, [r1]
 8006a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1e6      	bne.n	8006a5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2220      	movs	r2, #32
 8006a94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e063      	b.n	8006b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0304 	and.w	r3, r3, #4
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d149      	bne.n	8006b46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ab2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006aba:	2200      	movs	r2, #0
 8006abc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f857 	bl	8006b74 <UART_WaitOnFlagUntilTimeout>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d03c      	beq.n	8006b46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8006ada:	6a3b      	ldr	r3, [r7, #32]
 8006adc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006aec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006af2:	e841 2300 	strex	r3, r2, [r1]
 8006af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1e6      	bne.n	8006acc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3308      	adds	r3, #8
 8006b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f023 0301 	bic.w	r3, r3, #1
 8006b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b1e:	61fa      	str	r2, [r7, #28]
 8006b20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	69b9      	ldr	r1, [r7, #24]
 8006b24:	69fa      	ldr	r2, [r7, #28]
 8006b26:	e841 2300 	strex	r3, r2, [r1]
 8006b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1e5      	bne.n	8006afe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e012      	b.n	8006b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3758      	adds	r7, #88	@ 0x58
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	603b      	str	r3, [r7, #0]
 8006b80:	4613      	mov	r3, r2
 8006b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b84:	e04f      	b.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b8c:	d04b      	beq.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8e:	f7fa faa5 	bl	80010dc <HAL_GetTick>
 8006b92:	4602      	mov	r2, r0
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	69ba      	ldr	r2, [r7, #24]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d302      	bcc.n	8006ba4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e04e      	b.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0304 	and.w	r3, r3, #4
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d037      	beq.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	2b80      	cmp	r3, #128	@ 0x80
 8006bba:	d034      	beq.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	2b40      	cmp	r3, #64	@ 0x40
 8006bc0:	d031      	beq.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	f003 0308 	and.w	r3, r3, #8
 8006bcc:	2b08      	cmp	r3, #8
 8006bce:	d110      	bne.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2208      	movs	r2, #8
 8006bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 fa94 	bl	8007106 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2208      	movs	r2, #8
 8006be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e029      	b.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c00:	d111      	bne.n	8006c26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f000 fa7a 	bl	8007106 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2220      	movs	r2, #32
 8006c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e00f      	b.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	69da      	ldr	r2, [r3, #28]
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	4013      	ands	r3, r2
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	bf0c      	ite	eq
 8006c36:	2301      	moveq	r3, #1
 8006c38:	2300      	movne	r3, #0
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	79fb      	ldrb	r3, [r7, #7]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d0a0      	beq.n	8006b86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
	...

08006c50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b0a3      	sub	sp, #140	@ 0x8c
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	68ba      	ldr	r2, [r7, #8]
 8006c62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	88fa      	ldrh	r2, [r7, #6]
 8006c68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	88fa      	ldrh	r2, [r7, #6]
 8006c70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c82:	d10e      	bne.n	8006ca2 <UART_Start_Receive_IT+0x52>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d105      	bne.n	8006c98 <UART_Start_Receive_IT+0x48>
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006c92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006c96:	e02d      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	22ff      	movs	r2, #255	@ 0xff
 8006c9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ca0:	e028      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10d      	bne.n	8006cc6 <UART_Start_Receive_IT+0x76>
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d104      	bne.n	8006cbc <UART_Start_Receive_IT+0x6c>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	22ff      	movs	r2, #255	@ 0xff
 8006cb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006cba:	e01b      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	227f      	movs	r2, #127	@ 0x7f
 8006cc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006cc4:	e016      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cce:	d10d      	bne.n	8006cec <UART_Start_Receive_IT+0x9c>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <UART_Start_Receive_IT+0x92>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	227f      	movs	r2, #127	@ 0x7f
 8006cdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ce0:	e008      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	223f      	movs	r2, #63	@ 0x3f
 8006ce6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006cea:	e003      	b.n	8006cf4 <UART_Start_Receive_IT+0xa4>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2222      	movs	r2, #34	@ 0x22
 8006d00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	3308      	adds	r3, #8
 8006d0a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d0e:	e853 3f00 	ldrex	r3, [r3]
 8006d12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006d14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3308      	adds	r3, #8
 8006d24:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006d28:	673a      	str	r2, [r7, #112]	@ 0x70
 8006d2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006d2e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006d30:	e841 2300 	strex	r3, r2, [r1]
 8006d34:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006d36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1e3      	bne.n	8006d04 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d44:	d14f      	bne.n	8006de6 <UART_Start_Receive_IT+0x196>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006d4c:	88fa      	ldrh	r2, [r7, #6]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d349      	bcc.n	8006de6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d5a:	d107      	bne.n	8006d6c <UART_Start_Receive_IT+0x11c>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d103      	bne.n	8006d6c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4a47      	ldr	r2, [pc, #284]	@ (8006e84 <UART_Start_Receive_IT+0x234>)
 8006d68:	675a      	str	r2, [r3, #116]	@ 0x74
 8006d6a:	e002      	b.n	8006d72 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4a46      	ldr	r2, [pc, #280]	@ (8006e88 <UART_Start_Receive_IT+0x238>)
 8006d70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01a      	beq.n	8006db0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d9e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006da2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e4      	bne.n	8006d7a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3308      	adds	r3, #8
 8006db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dba:	e853 3f00 	ldrex	r3, [r3]
 8006dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3308      	adds	r3, #8
 8006dce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006dd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006dd2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006dd8:	e841 2300 	strex	r3, r2, [r1]
 8006ddc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e5      	bne.n	8006db0 <UART_Start_Receive_IT+0x160>
 8006de4:	e046      	b.n	8006e74 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dee:	d107      	bne.n	8006e00 <UART_Start_Receive_IT+0x1b0>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d103      	bne.n	8006e00 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	4a24      	ldr	r2, [pc, #144]	@ (8006e8c <UART_Start_Receive_IT+0x23c>)
 8006dfc:	675a      	str	r2, [r3, #116]	@ 0x74
 8006dfe:	e002      	b.n	8006e06 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4a23      	ldr	r2, [pc, #140]	@ (8006e90 <UART_Start_Receive_IT+0x240>)
 8006e04:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d019      	beq.n	8006e42 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e16:	e853 3f00 	ldrex	r3, [r3]
 8006e1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006e22:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e2e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e34:	e841 2300 	strex	r3, r2, [r1]
 8006e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1e6      	bne.n	8006e0e <UART_Start_Receive_IT+0x1be>
 8006e40:	e018      	b.n	8006e74 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	e853 3f00 	ldrex	r3, [r3]
 8006e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f043 0320 	orr.w	r3, r3, #32
 8006e56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	69f9      	ldr	r1, [r7, #28]
 8006e66:	6a3a      	ldr	r2, [r7, #32]
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e6      	bne.n	8006e42 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	378c      	adds	r7, #140	@ 0x8c
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	08007b85 	.word	0x08007b85
 8006e88:	08007821 	.word	0x08007821
 8006e8c:	08007669 	.word	0x08007669
 8006e90:	080074b1 	.word	0x080074b1

08006e94 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b098      	sub	sp, #96	@ 0x60
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 8006ea2:	88fb      	ldrh	r3, [r7, #6]
 8006ea4:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	68ba      	ldr	r2, [r7, #8]
 8006eac:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	88fa      	ldrh	r2, [r7, #6]
 8006eb2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2222      	movs	r2, #34	@ 0x22
 8006ec2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d07c      	beq.n	8006fca <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ed6:	4a68      	ldr	r2, [pc, #416]	@ (8007078 <UART_Start_Receive_DMA+0x1e4>)
 8006ed8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ee0:	4a66      	ldr	r2, [pc, #408]	@ (800707c <UART_Start_Receive_DMA+0x1e8>)
 8006ee2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eea:	4a65      	ldr	r2, [pc, #404]	@ (8007080 <UART_Start_Receive_DMA+0x1ec>)
 8006eec:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f00:	d107      	bne.n	8006f12 <UART_Start_Receive_DMA+0x7e>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d103      	bne.n	8006f12 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
 8006f0a:	88fb      	ldrh	r3, [r7, #6]
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d034      	beq.n	8006f8c <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d02a      	beq.n	8006f84 <UART_Start_Receive_DMA+0xf0>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d023      	beq.n	8006f84 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8006f4a:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7fb f862 	bl	8002040 <HAL_DMAEx_List_Start_IT>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006f82:	e014      	b.n	8006fae <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006f8a:	e010      	b.n	8006fae <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3324      	adds	r3, #36	@ 0x24
 8006f98:	4619      	mov	r1, r3
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006fa4:	f7fa fc16 	bl	80017d4 <HAL_DMA_Start_IT>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
 8006fae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d009      	beq.n	8006fca <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2210      	movs	r2, #16
 8006fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2220      	movs	r2, #32
 8006fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e051      	b.n	800706e <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d018      	beq.n	8007004 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fda:	e853 3f00 	ldrex	r3, [r3]
 8006fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fe6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	461a      	mov	r2, r3
 8006fee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ff2:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006ff6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ff8:	e841 2300 	strex	r3, r2, [r1]
 8006ffc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1e6      	bne.n	8006fd2 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3308      	adds	r3, #8
 800700a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700e:	e853 3f00 	ldrex	r3, [r3]
 8007012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007016:	f043 0301 	orr.w	r3, r3, #1
 800701a:	657b      	str	r3, [r7, #84]	@ 0x54
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3308      	adds	r3, #8
 8007022:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007024:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007026:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007028:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800702a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800702c:	e841 2300 	strex	r3, r2, [r1]
 8007030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	2b00      	cmp	r3, #0
 8007036:	d1e5      	bne.n	8007004 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3308      	adds	r3, #8
 800703e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	e853 3f00 	ldrex	r3, [r3]
 8007046:	617b      	str	r3, [r7, #20]
   return(result);
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800704e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	3308      	adds	r3, #8
 8007056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007058:	627a      	str	r2, [r7, #36]	@ 0x24
 800705a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	6a39      	ldr	r1, [r7, #32]
 800705e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007060:	e841 2300 	strex	r3, r2, [r1]
 8007064:	61fb      	str	r3, [r7, #28]
   return(result);
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e5      	bne.n	8007038 <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3760      	adds	r7, #96	@ 0x60
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	080071d3 	.word	0x080071d3
 800707c:	080072fb 	.word	0x080072fb
 8007080:	0800736d 	.word	0x0800736d

08007084 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007084:	b480      	push	{r7}
 8007086:	b08f      	sub	sp, #60	@ 0x3c
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007092:	6a3b      	ldr	r3, [r7, #32]
 8007094:	e853 3f00 	ldrex	r3, [r3]
 8007098:	61fb      	str	r3, [r7, #28]
   return(result);
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80070a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070ac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070b2:	e841 2300 	strex	r3, r2, [r1]
 80070b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1e6      	bne.n	800708c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3308      	adds	r3, #8
 80070c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80070d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3308      	adds	r3, #8
 80070dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070de:	61ba      	str	r2, [r7, #24]
 80070e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e2:	6979      	ldr	r1, [r7, #20]
 80070e4:	69ba      	ldr	r2, [r7, #24]
 80070e6:	e841 2300 	strex	r3, r2, [r1]
 80070ea:	613b      	str	r3, [r7, #16]
   return(result);
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1e5      	bne.n	80070be <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80070fa:	bf00      	nop
 80070fc:	373c      	adds	r7, #60	@ 0x3c
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007106:	b480      	push	{r7}
 8007108:	b095      	sub	sp, #84	@ 0x54
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007116:	e853 3f00 	ldrex	r3, [r3]
 800711a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800711c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	461a      	mov	r2, r3
 800712a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800712c:	643b      	str	r3, [r7, #64]	@ 0x40
 800712e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007130:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007132:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007134:	e841 2300 	strex	r3, r2, [r1]
 8007138:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800713a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1e6      	bne.n	800710e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3308      	adds	r3, #8
 8007146:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	6a3b      	ldr	r3, [r7, #32]
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3308      	adds	r3, #8
 8007162:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007164:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007166:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800716a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e3      	bne.n	8007140 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800717c:	2b01      	cmp	r3, #1
 800717e:	d118      	bne.n	80071b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	60bb      	str	r3, [r7, #8]
   return(result);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f023 0310 	bic.w	r3, r3, #16
 8007194:	647b      	str	r3, [r7, #68]	@ 0x44
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	461a      	mov	r2, r3
 800719c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800719e:	61bb      	str	r3, [r7, #24]
 80071a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a2:	6979      	ldr	r1, [r7, #20]
 80071a4:	69ba      	ldr	r2, [r7, #24]
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	613b      	str	r3, [r7, #16]
   return(result);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1e6      	bne.n	8007180 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80071c6:	bf00      	nop
 80071c8:	3754      	adds	r7, #84	@ 0x54
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b096      	sub	sp, #88	@ 0x58
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071de:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071e4:	2b81      	cmp	r3, #129	@ 0x81
 80071e6:	d057      	beq.n	8007298 <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
 80071e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071ea:	2200      	movs	r2, #0
 80071ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f8:	e853 3f00 	ldrex	r3, [r3]
 80071fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007204:	653b      	str	r3, [r7, #80]	@ 0x50
 8007206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800720e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007210:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007214:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1e6      	bne.n	80071f0 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	3308      	adds	r3, #8
 8007228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722a:	6a3b      	ldr	r3, [r7, #32]
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	61fb      	str	r3, [r7, #28]
   return(result);
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	f023 0301 	bic.w	r3, r3, #1
 8007238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800723a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	3308      	adds	r3, #8
 8007240:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007242:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007244:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800724a:	e841 2300 	strex	r3, r2, [r1]
 800724e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1e5      	bne.n	8007222 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007258:	2220      	movs	r2, #32
 800725a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800725e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007260:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007262:	2b01      	cmp	r3, #1
 8007264:	d118      	bne.n	8007298 <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	60bb      	str	r3, [r7, #8]
   return(result);
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f023 0310 	bic.w	r3, r3, #16
 800727a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800727c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6979      	ldr	r1, [r7, #20]
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	e841 2300 	strex	r3, r2, [r1]
 8007290:	613b      	str	r3, [r7, #16]
   return(result);
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e6      	bne.n	8007266 <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800729a:	2200      	movs	r2, #0
 800729c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800729e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d122      	bne.n	80072ec <UART_DMAReceiveCplt+0x11a>
  {
    huart->RxXferCount = 0;
 80072a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072a8:	2200      	movs	r2, #0
 80072aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (nb_remaining_rx_data < huart->RxXferSize)
 80072b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072be:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d204      	bcs.n	80072d0 <UART_DMAReceiveCplt+0xfe>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80072c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072c8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80072cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80072d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072dc:	b29b      	uxth	r3, r3
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	4619      	mov	r1, r3
 80072e4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80072e6:	f7f9 fd8f 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80072ea:	e002      	b.n	80072f2 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 80072ec:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80072ee:	f7ff f94f 	bl	8006590 <HAL_UART_RxCpltCallback>
}
 80072f2:	bf00      	nop
 80072f4:	3758      	adds	r7, #88	@ 0x58
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b084      	sub	sp, #16
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007306:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2201      	movs	r2, #1
 800730c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007312:	2b01      	cmp	r3, #1
 8007314:	d123      	bne.n	800735e <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800731c:	085b      	lsrs	r3, r3, #1
 800731e:	b29a      	uxth	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800732c:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007334:	897a      	ldrh	r2, [r7, #10]
 8007336:	429a      	cmp	r2, r3
 8007338:	d803      	bhi.n	8007342 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	897a      	ldrh	r2, [r7, #10]
 800733e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800734e:	b29b      	uxth	r3, r3
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	b29b      	uxth	r3, r3
 8007354:	4619      	mov	r1, r3
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f7f9 fd56 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800735c:	e002      	b.n	8007364 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f7ff f920 	bl	80065a4 <HAL_UART_RxHalfCpltCallback>
}
 8007364:	bf00      	nop
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007378:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007380:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007388:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007394:	2b80      	cmp	r3, #128	@ 0x80
 8007396:	d109      	bne.n	80073ac <UART_DMAError+0x40>
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b21      	cmp	r3, #33	@ 0x21
 800739c:	d106      	bne.n	80073ac <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80073a6:	6978      	ldr	r0, [r7, #20]
 80073a8:	f7ff fe6c 	bl	8007084 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b6:	2b40      	cmp	r3, #64	@ 0x40
 80073b8:	d109      	bne.n	80073ce <UART_DMAError+0x62>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2b22      	cmp	r3, #34	@ 0x22
 80073be:	d106      	bne.n	80073ce <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80073c8:	6978      	ldr	r0, [r7, #20]
 80073ca:	f7ff fe9c 	bl	8007106 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073d4:	f043 0210 	orr.w	r2, r3, #16
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073de:	6978      	ldr	r0, [r7, #20]
 80073e0:	f7ff f8ea 	bl	80065b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073e4:	bf00      	nop
 80073e6:	3718      	adds	r7, #24
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f7ff f8d8 	bl	80065b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007408:	bf00      	nop
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800741c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	220f      	movs	r2, #15
 800742c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	699a      	ldr	r2, [r3, #24]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f042 0208 	orr.w	r2, r2, #8
 800743c:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2220      	movs	r2, #32
 8007442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f7ff f8bd 	bl	80065cc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007452:	bf00      	nop
 8007454:	3710      	adds	r7, #16
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b088      	sub	sp, #32
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007476:	61fb      	str	r3, [r7, #28]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	461a      	mov	r2, r3
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	61bb      	str	r3, [r7, #24]
 8007482:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6979      	ldr	r1, [r7, #20]
 8007486:	69ba      	ldr	r2, [r7, #24]
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	613b      	str	r3, [r7, #16]
   return(result);
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e6      	bne.n	8007462 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2220      	movs	r2, #32
 8007498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7ff f86a 	bl	800657c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074a8:	bf00      	nop
 80074aa:	3720      	adds	r7, #32
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b09c      	sub	sp, #112	@ 0x70
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80074be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074c8:	2b22      	cmp	r3, #34	@ 0x22
 80074ca:	f040 80be 	bne.w	800764a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80074d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80074dc:	b2d9      	uxtb	r1, r3
 80074de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80074e2:	b2da      	uxtb	r2, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074e8:	400a      	ands	r2, r1
 80074ea:	b2d2      	uxtb	r2, r2
 80074ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074fe:	b29b      	uxth	r3, r3
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007510:	b29b      	uxth	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	f040 80a1 	bne.w	800765a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007520:	e853 3f00 	ldrex	r3, [r3]
 8007524:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800752c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	461a      	mov	r2, r3
 8007534:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007536:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007538:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800753c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800753e:	e841 2300 	strex	r3, r2, [r1]
 8007542:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1e6      	bne.n	8007518 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3308      	adds	r3, #8
 8007550:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800755a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800755c:	f023 0301 	bic.w	r3, r3, #1
 8007560:	667b      	str	r3, [r7, #100]	@ 0x64
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3308      	adds	r3, #8
 8007568:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800756a:	647a      	str	r2, [r7, #68]	@ 0x44
 800756c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e5      	bne.n	800754a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a33      	ldr	r2, [pc, #204]	@ (8007664 <UART_RxISR_8BIT+0x1b4>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d01f      	beq.n	80075dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d018      	beq.n	80075dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	e853 3f00 	ldrex	r3, [r3]
 80075b6:	623b      	str	r3, [r7, #32]
   return(result);
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075be:	663b      	str	r3, [r7, #96]	@ 0x60
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	461a      	mov	r2, r3
 80075c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80075ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075d0:	e841 2300 	strex	r3, r2, [r1]
 80075d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1e6      	bne.n	80075aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d12e      	bne.n	8007642 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	e853 3f00 	ldrex	r3, [r3]
 80075f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f023 0310 	bic.w	r3, r3, #16
 80075fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	461a      	mov	r2, r3
 8007606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007608:	61fb      	str	r3, [r7, #28]
 800760a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760c:	69b9      	ldr	r1, [r7, #24]
 800760e:	69fa      	ldr	r2, [r7, #28]
 8007610:	e841 2300 	strex	r3, r2, [r1]
 8007614:	617b      	str	r3, [r7, #20]
   return(result);
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1e6      	bne.n	80075ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	69db      	ldr	r3, [r3, #28]
 8007622:	f003 0310 	and.w	r3, r3, #16
 8007626:	2b10      	cmp	r3, #16
 8007628:	d103      	bne.n	8007632 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2210      	movs	r2, #16
 8007630:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007638:	4619      	mov	r1, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7f9 fbe4 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007640:	e00b      	b.n	800765a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fe ffa4 	bl	8006590 <HAL_UART_RxCpltCallback>
}
 8007648:	e007      	b.n	800765a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699a      	ldr	r2, [r3, #24]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f042 0208 	orr.w	r2, r2, #8
 8007658:	619a      	str	r2, [r3, #24]
}
 800765a:	bf00      	nop
 800765c:	3770      	adds	r7, #112	@ 0x70
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	44002400 	.word	0x44002400

08007668 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b09c      	sub	sp, #112	@ 0x70
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007676:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007680:	2b22      	cmp	r3, #34	@ 0x22
 8007682:	f040 80be 	bne.w	8007802 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007694:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007696:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800769a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800769e:	4013      	ands	r3, r2
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076aa:	1c9a      	adds	r2, r3, #2
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f040 80a1 	bne.w	8007812 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076d8:	e853 3f00 	ldrex	r3, [r3]
 80076dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80076de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	461a      	mov	r2, r3
 80076ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80076f0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80076f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076f6:	e841 2300 	strex	r3, r2, [r1]
 80076fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80076fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e6      	bne.n	80076d0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3308      	adds	r3, #8
 8007708:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	f023 0301 	bic.w	r3, r3, #1
 8007718:	663b      	str	r3, [r7, #96]	@ 0x60
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3308      	adds	r3, #8
 8007720:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007722:	643a      	str	r2, [r7, #64]	@ 0x40
 8007724:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007726:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007728:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800772a:	e841 2300 	strex	r3, r2, [r1]
 800772e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1e5      	bne.n	8007702 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2220      	movs	r2, #32
 800773a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a33      	ldr	r2, [pc, #204]	@ (800781c <UART_RxISR_16BIT+0x1b4>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d01f      	beq.n	8007794 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d018      	beq.n	8007794 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	6a3b      	ldr	r3, [r7, #32]
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007776:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	461a      	mov	r2, r3
 800777e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007782:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007786:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800778e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e6      	bne.n	8007762 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007798:	2b01      	cmp	r3, #1
 800779a:	d12e      	bne.n	80077fa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	e853 3f00 	ldrex	r3, [r3]
 80077ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f023 0310 	bic.w	r3, r3, #16
 80077b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	461a      	mov	r2, r3
 80077be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077c0:	61bb      	str	r3, [r7, #24]
 80077c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c4:	6979      	ldr	r1, [r7, #20]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	e841 2300 	strex	r3, r2, [r1]
 80077cc:	613b      	str	r3, [r7, #16]
   return(result);
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e6      	bne.n	80077a2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	f003 0310 	and.w	r3, r3, #16
 80077de:	2b10      	cmp	r3, #16
 80077e0:	d103      	bne.n	80077ea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2210      	movs	r2, #16
 80077e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077f0:	4619      	mov	r1, r3
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7f9 fb08 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077f8:	e00b      	b.n	8007812 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7fe fec8 	bl	8006590 <HAL_UART_RxCpltCallback>
}
 8007800:	e007      	b.n	8007812 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	699a      	ldr	r2, [r3, #24]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f042 0208 	orr.w	r2, r2, #8
 8007810:	619a      	str	r2, [r3, #24]
}
 8007812:	bf00      	nop
 8007814:	3770      	adds	r7, #112	@ 0x70
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	44002400 	.word	0x44002400

08007820 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b0ac      	sub	sp, #176	@ 0xb0
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800782e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69db      	ldr	r3, [r3, #28]
 8007838:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007856:	2b22      	cmp	r3, #34	@ 0x22
 8007858:	f040 8183 	bne.w	8007b62 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007862:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007866:	e126      	b.n	8007ab6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007872:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007876:	b2d9      	uxtb	r1, r3
 8007878:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800787c:	b2da      	uxtb	r2, r3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007882:	400a      	ands	r2, r1
 8007884:	b2d2      	uxtb	r2, r2
 8007886:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800788c:	1c5a      	adds	r2, r3, #1
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007898:	b29b      	uxth	r3, r3
 800789a:	3b01      	subs	r3, #1
 800789c:	b29a      	uxth	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	69db      	ldr	r3, [r3, #28]
 80078aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80078ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078b2:	f003 0307 	and.w	r3, r3, #7
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d053      	beq.n	8007962 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d011      	beq.n	80078ea <UART_RxISR_8BIT_FIFOEN+0xca>
 80078c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d00b      	beq.n	80078ea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2201      	movs	r2, #1
 80078d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078e0:	f043 0201 	orr.w	r2, r3, #1
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078ee:	f003 0302 	and.w	r3, r3, #2
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d011      	beq.n	800791a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80078f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078fa:	f003 0301 	and.w	r3, r3, #1
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00b      	beq.n	800791a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2202      	movs	r2, #2
 8007908:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007910:	f043 0204 	orr.w	r2, r3, #4
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800791a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d011      	beq.n	800794a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00b      	beq.n	800794a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2204      	movs	r2, #4
 8007938:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007940:	f043 0202 	orr.w	r2, r3, #2
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007950:	2b00      	cmp	r3, #0
 8007952:	d006      	beq.n	8007962 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f7fe fe2f 	bl	80065b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007968:	b29b      	uxth	r3, r3
 800796a:	2b00      	cmp	r3, #0
 800796c:	f040 80a3 	bne.w	8007ab6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007976:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800797e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	461a      	mov	r2, r3
 800798e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007992:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007994:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007996:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007998:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800799a:	e841 2300 	strex	r3, r2, [r1]
 800799e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80079a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1e4      	bne.n	8007970 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	3308      	adds	r3, #8
 80079ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079b0:	e853 3f00 	ldrex	r3, [r3]
 80079b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80079b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079bc:	f023 0301 	bic.w	r3, r3, #1
 80079c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3308      	adds	r3, #8
 80079ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80079ce:	66ba      	str	r2, [r7, #104]	@ 0x68
 80079d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80079d4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80079dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e1      	bne.n	80079a6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a60      	ldr	r2, [pc, #384]	@ (8007b7c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d021      	beq.n	8007a44 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d01a      	beq.n	8007a44 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a16:	e853 3f00 	ldrex	r3, [r3]
 8007a1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007a1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007a30:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a32:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a36:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e4      	bne.n	8007a0e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d130      	bne.n	8007aae <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5a:	e853 3f00 	ldrex	r3, [r3]
 8007a5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a62:	f023 0310 	bic.w	r3, r3, #16
 8007a66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a74:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a7c:	e841 2300 	strex	r3, r2, [r1]
 8007a80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1e4      	bne.n	8007a52 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	f003 0310 	and.w	r3, r3, #16
 8007a92:	2b10      	cmp	r3, #16
 8007a94:	d103      	bne.n	8007a9e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2210      	movs	r2, #16
 8007a9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7f9 f9ae 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007aac:	e00e      	b.n	8007acc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fe fd6e 	bl	8006590 <HAL_UART_RxCpltCallback>
        break;
 8007ab4:	e00a      	b.n	8007acc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ab6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d006      	beq.n	8007acc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f47f aece 	bne.w	8007868 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ad2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007ad6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d049      	beq.n	8007b72 <UART_RxISR_8BIT_FIFOEN+0x352>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007ae4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d242      	bcs.n	8007b72 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	3308      	adds	r3, #8
 8007af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	e853 3f00 	ldrex	r3, [r3]
 8007afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007b10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b18:	e841 2300 	strex	r3, r2, [r1]
 8007b1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1e3      	bne.n	8007aec <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a16      	ldr	r2, [pc, #88]	@ (8007b80 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007b28:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	e853 3f00 	ldrex	r3, [r3]
 8007b36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f043 0320 	orr.w	r3, r3, #32
 8007b3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007b4c:	61bb      	str	r3, [r7, #24]
 8007b4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	6979      	ldr	r1, [r7, #20]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	613b      	str	r3, [r7, #16]
   return(result);
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e4      	bne.n	8007b2a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b60:	e007      	b.n	8007b72 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	699a      	ldr	r2, [r3, #24]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f042 0208 	orr.w	r2, r2, #8
 8007b70:	619a      	str	r2, [r3, #24]
}
 8007b72:	bf00      	nop
 8007b74:	37b0      	adds	r7, #176	@ 0xb0
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	44002400 	.word	0x44002400
 8007b80:	080074b1 	.word	0x080074b1

08007b84 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b0ae      	sub	sp, #184	@ 0xb8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007b92:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bba:	2b22      	cmp	r3, #34	@ 0x22
 8007bbc:	f040 8187 	bne.w	8007ece <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007bc6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bca:	e12a      	b.n	8007e22 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007bde:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007be2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007be6:	4013      	ands	r3, r2
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf4:	1c9a      	adds	r2, r3, #2
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	3b01      	subs	r3, #1
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	69db      	ldr	r3, [r3, #28]
 8007c12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c1a:	f003 0307 	and.w	r3, r3, #7
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d053      	beq.n	8007cca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d011      	beq.n	8007c52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007c2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00b      	beq.n	8007c52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c48:	f043 0201 	orr.w	r2, r3, #1
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d011      	beq.n	8007c82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007c5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00b      	beq.n	8007c82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2202      	movs	r2, #2
 8007c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c78:	f043 0204 	orr.w	r2, r3, #4
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c86:	f003 0304 	and.w	r3, r3, #4
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d011      	beq.n	8007cb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007c8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00b      	beq.n	8007cb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2204      	movs	r2, #4
 8007ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca8:	f043 0202 	orr.w	r2, r3, #2
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d006      	beq.n	8007cca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f7fe fc7b 	bl	80065b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f040 80a5 	bne.w	8007e22 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ce6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d06:	e841 2300 	strex	r3, r2, [r1]
 8007d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d1e2      	bne.n	8007cd8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3308      	adds	r3, #8
 8007d18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d28:	f023 0301 	bic.w	r3, r3, #1
 8007d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	3308      	adds	r3, #8
 8007d36:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007d3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d42:	e841 2300 	strex	r3, r2, [r1]
 8007d46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1e1      	bne.n	8007d12 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2220      	movs	r2, #32
 8007d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a60      	ldr	r2, [pc, #384]	@ (8007ee8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d021      	beq.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d01a      	beq.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007d9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d9e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007da2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007da4:	e841 2300 	strex	r3, r2, [r1]
 8007da8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1e4      	bne.n	8007d7a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d130      	bne.n	8007e1a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc6:	e853 3f00 	ldrex	r3, [r3]
 8007dca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dce:	f023 0310 	bic.w	r3, r3, #16
 8007dd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007de0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007de2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007de6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e4      	bne.n	8007dbe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	69db      	ldr	r3, [r3, #28]
 8007dfa:	f003 0310 	and.w	r3, r3, #16
 8007dfe:	2b10      	cmp	r3, #16
 8007e00:	d103      	bne.n	8007e0a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2210      	movs	r2, #16
 8007e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e10:	4619      	mov	r1, r3
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7f8 fff8 	bl	8000e08 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007e18:	e00e      	b.n	8007e38 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f7fe fbb8 	bl	8006590 <HAL_UART_RxCpltCallback>
        break;
 8007e20:	e00a      	b.n	8007e38 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e22:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d006      	beq.n	8007e38 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007e2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007e2e:	f003 0320 	and.w	r3, r3, #32
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f47f aeca 	bne.w	8007bcc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e3e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e42:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d049      	beq.n	8007ede <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e50:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d242      	bcs.n	8007ede <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	623b      	str	r3, [r7, #32]
   return(result);
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3308      	adds	r3, #8
 8007e78:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007e7c:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e84:	e841 2300 	strex	r3, r2, [r1]
 8007e88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1e3      	bne.n	8007e58 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a16      	ldr	r2, [pc, #88]	@ (8007eec <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007e94:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	e853 3f00 	ldrex	r3, [r3]
 8007ea2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f043 0320 	orr.w	r3, r3, #32
 8007eaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007eb8:	61fb      	str	r3, [r7, #28]
 8007eba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ebc:	69b9      	ldr	r1, [r7, #24]
 8007ebe:	69fa      	ldr	r2, [r7, #28]
 8007ec0:	e841 2300 	strex	r3, r2, [r1]
 8007ec4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1e4      	bne.n	8007e96 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ecc:	e007      	b.n	8007ede <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	699a      	ldr	r2, [r3, #24]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f042 0208 	orr.w	r2, r2, #8
 8007edc:	619a      	str	r2, [r3, #24]
}
 8007ede:	bf00      	nop
 8007ee0:	37b8      	adds	r7, #184	@ 0xb8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	44002400 	.word	0x44002400
 8007eec:	08007669 	.word	0x08007669

08007ef0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ef8:	bf00      	nop
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007f0c:	bf00      	nop
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d101      	bne.n	8007f42 <HAL_UARTEx_EnableFifoMode+0x16>
 8007f3e:	2302      	movs	r3, #2
 8007f40:	e02b      	b.n	8007f9a <HAL_UARTEx_EnableFifoMode+0x6e>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2201      	movs	r2, #1
 8007f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2224      	movs	r2, #36	@ 0x24
 8007f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f022 0201 	bic.w	r2, r2, #1
 8007f68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007f78:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f948 	bl	8008218 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2220      	movs	r2, #32
 8007f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b084      	sub	sp, #16
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d101      	bne.n	8007fba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	e02d      	b.n	8008016 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2224      	movs	r2, #36	@ 0x24
 8007fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f022 0201 	bic.w	r2, r2, #1
 8007fe0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	683a      	ldr	r2, [r7, #0]
 8007ff2:	430a      	orrs	r2, r1
 8007ff4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f90e 	bl	8008218 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b084      	sub	sp, #16
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008032:	2302      	movs	r3, #2
 8008034:	e02d      	b.n	8008092 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2224      	movs	r2, #36	@ 0x24
 8008042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f022 0201 	bic.w	r2, r2, #1
 800805c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	683a      	ldr	r2, [r7, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f8d0 	bl	8008218 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2220      	movs	r2, #32
 8008084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b08c      	sub	sp, #48	@ 0x30
 800809e:	af00      	add	r7, sp, #0
 80080a0:	60f8      	str	r0, [r7, #12]
 80080a2:	60b9      	str	r1, [r7, #8]
 80080a4:	4613      	mov	r3, r2
 80080a6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80080a8:	2300      	movs	r3, #0
 80080aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d14a      	bne.n	800814e <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d002      	beq.n	80080c4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80080be:	88fb      	ldrh	r3, [r7, #6]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e043      	b.n	8008150 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d2:	2b40      	cmp	r3, #64	@ 0x40
 80080d4:	d107      	bne.n	80080e6 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689a      	ldr	r2, [r3, #8]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080e4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2201      	movs	r2, #1
 80080ea:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80080f2:	88fb      	ldrh	r3, [r7, #6]
 80080f4:	461a      	mov	r2, r3
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f7fe fda9 	bl	8006c50 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008102:	2b01      	cmp	r3, #1
 8008104:	d11d      	bne.n	8008142 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2210      	movs	r2, #16
 800810c:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	e853 3f00 	ldrex	r3, [r3]
 800811a:	617b      	str	r3, [r7, #20]
   return(result);
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f043 0310 	orr.w	r3, r3, #16
 8008122:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	461a      	mov	r2, r3
 800812a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812c:	627b      	str	r3, [r7, #36]	@ 0x24
 800812e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008130:	6a39      	ldr	r1, [r7, #32]
 8008132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008134:	e841 2300 	strex	r3, r2, [r1]
 8008138:	61fb      	str	r3, [r7, #28]
   return(result);
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1e6      	bne.n	800810e <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 8008140:	e002      	b.n	8008148 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008148:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800814c:	e000      	b.n	8008150 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800814e:	2302      	movs	r3, #2
  }
}
 8008150:	4618      	mov	r0, r3
 8008152:	3730      	adds	r7, #48	@ 0x30
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b08c      	sub	sp, #48	@ 0x30
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	4613      	mov	r3, r2
 8008164:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800816c:	2b20      	cmp	r3, #32
 800816e:	d142      	bne.n	80081f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008176:	88fb      	ldrh	r3, [r7, #6]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d101      	bne.n	8008180 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	e03b      	b.n	80081f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2201      	movs	r2, #1
 8008184:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800818c:	88fb      	ldrh	r3, [r7, #6]
 800818e:	461a      	mov	r2, r3
 8008190:	68b9      	ldr	r1, [r7, #8]
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f7fe fe7e 	bl	8006e94 <UART_Start_Receive_DMA>
 8008198:	4603      	mov	r3, r0
 800819a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800819e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d124      	bne.n	80081f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d11d      	bne.n	80081ea <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2210      	movs	r2, #16
 80081b4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	e853 3f00 	ldrex	r3, [r3]
 80081c2:	617b      	str	r3, [r7, #20]
   return(result);
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	f043 0310 	orr.w	r3, r3, #16
 80081ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	461a      	mov	r2, r3
 80081d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081d6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d8:	6a39      	ldr	r1, [r7, #32]
 80081da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081dc:	e841 2300 	strex	r3, r2, [r1]
 80081e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1e6      	bne.n	80081b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80081e8:	e002      	b.n	80081f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80081f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081f4:	e000      	b.n	80081f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80081f6:	2302      	movs	r3, #2
  }
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3730      	adds	r7, #48	@ 0x30
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 800820c:	4618      	mov	r0, r3
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008224:	2b00      	cmp	r3, #0
 8008226:	d108      	bne.n	800823a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008238:	e031      	b.n	800829e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800823a:	2308      	movs	r3, #8
 800823c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800823e:	2308      	movs	r3, #8
 8008240:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	0e5b      	lsrs	r3, r3, #25
 800824a:	b2db      	uxtb	r3, r3
 800824c:	f003 0307 	and.w	r3, r3, #7
 8008250:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	0f5b      	lsrs	r3, r3, #29
 800825a:	b2db      	uxtb	r3, r3
 800825c:	f003 0307 	and.w	r3, r3, #7
 8008260:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008262:	7bbb      	ldrb	r3, [r7, #14]
 8008264:	7b3a      	ldrb	r2, [r7, #12]
 8008266:	4911      	ldr	r1, [pc, #68]	@ (80082ac <UARTEx_SetNbDataToProcess+0x94>)
 8008268:	5c8a      	ldrb	r2, [r1, r2]
 800826a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800826e:	7b3a      	ldrb	r2, [r7, #12]
 8008270:	490f      	ldr	r1, [pc, #60]	@ (80082b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008272:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008274:	fb93 f3f2 	sdiv	r3, r3, r2
 8008278:	b29a      	uxth	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008280:	7bfb      	ldrb	r3, [r7, #15]
 8008282:	7b7a      	ldrb	r2, [r7, #13]
 8008284:	4909      	ldr	r1, [pc, #36]	@ (80082ac <UARTEx_SetNbDataToProcess+0x94>)
 8008286:	5c8a      	ldrb	r2, [r1, r2]
 8008288:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800828c:	7b7a      	ldrb	r2, [r7, #13]
 800828e:	4908      	ldr	r1, [pc, #32]	@ (80082b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008290:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008292:	fb93 f3f2 	sdiv	r3, r3, r2
 8008296:	b29a      	uxth	r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800829e:	bf00      	nop
 80082a0:	3714      	adds	r7, #20
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop
 80082ac:	08009a20 	.word	0x08009a20
 80082b0:	08009a28 	.word	0x08009a28

080082b4 <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b087      	sub	sp, #28
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 80082be:	4b26      	ldr	r3, [pc, #152]	@ (8008358 <Int2Str+0xa4>)
 80082c0:	613b      	str	r3, [r7, #16]
 80082c2:	2300      	movs	r3, #0
 80082c4:	60fb      	str	r3, [r7, #12]
 80082c6:	2300      	movs	r3, #0
 80082c8:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 80082ca:	2300      	movs	r3, #0
 80082cc:	617b      	str	r3, [r7, #20]
 80082ce:	e038      	b.n	8008342 <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 80082d0:	683a      	ldr	r2, [r7, #0]
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d8:	b2da      	uxtb	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	1c59      	adds	r1, r3, #1
 80082de:	60f9      	str	r1, [r7, #12]
 80082e0:	6879      	ldr	r1, [r7, #4]
 80082e2:	440b      	add	r3, r1
 80082e4:	3230      	adds	r2, #48	@ 0x30
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80082f2:	6939      	ldr	r1, [r7, #16]
 80082f4:	fb01 f202 	mul.w	r2, r1, r2
 80082f8:	1a9b      	subs	r3, r3, r2
 80082fa:	603b      	str	r3, [r7, #0]
		Div /= 10;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	4a17      	ldr	r2, [pc, #92]	@ (800835c <Int2Str+0xa8>)
 8008300:	fba2 2303 	umull	r2, r3, r2, r3
 8008304:	08db      	lsrs	r3, r3, #3
 8008306:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	3b01      	subs	r3, #1
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	4413      	add	r3, r2
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	2b30      	cmp	r3, #48	@ 0x30
 8008314:	bf0c      	ite	eq
 8008316:	2301      	moveq	r3, #1
 8008318:	2300      	movne	r3, #0
 800831a:	b2da      	uxtb	r2, r3
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2b00      	cmp	r3, #0
 8008320:	bf0c      	ite	eq
 8008322:	2301      	moveq	r3, #1
 8008324:	2300      	movne	r3, #0
 8008326:	b2db      	uxtb	r3, r3
 8008328:	4013      	ands	r3, r2
 800832a:	b2db      	uxtb	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	d002      	beq.n	8008336 <Int2Str+0x82>
		{
			j = 0;
 8008330:	2300      	movs	r3, #0
 8008332:	60fb      	str	r3, [r7, #12]
 8008334:	e002      	b.n	800833c <Int2Str+0x88>
		}
		else
		{
			Status++;
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	3301      	adds	r3, #1
 800833a:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	3301      	adds	r3, #1
 8008340:	617b      	str	r3, [r7, #20]
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	2b09      	cmp	r3, #9
 8008346:	d9c3      	bls.n	80082d0 <Int2Str+0x1c>
		}
	}
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	371c      	adds	r7, #28
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	3b9aca00 	.word	0x3b9aca00
 800835c:	cccccccd 	.word	0xcccccccd

08008360 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s),1000);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f7f7 ff9f 	bl	80002ac <strlen>
 800836e:	4603      	mov	r3, r0
 8008370:	b29a      	uxth	r2, r3
 8008372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	4803      	ldr	r0, [pc, #12]	@ (8008388 <Serial_PutString+0x28>)
 800837a:	f7fd fbe5 	bl	8005b48 <HAL_UART_Transmit>
#endif
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	2000004c 	.word	0x2000004c

0800838c <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 800838c:	b480      	push	{r7}
 800838e:	b085      	sub	sp, #20
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8008394:	2300      	movs	r3, #0
 8008396:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d004      	beq.n	80083b0 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	0b5b      	lsrs	r3, r3, #13
 80083aa:	3301      	adds	r3, #1
 80083ac:	60fb      	str	r3, [r7, #12]
 80083ae:	e002      	b.n	80083b6 <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	0b5b      	lsrs	r3, r3, #13
 80083b4:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 80083b6:	68fb      	ldr	r3, [r7, #12]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b08e      	sub	sp, #56	@ 0x38
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	460b      	mov	r3, r1
 80083ce:	70fb      	strb	r3, [r7, #3]
	   uint32_t EraseCounter = 0x0;
 80083d0:	2300      	movs	r3, #0
 80083d2:	637b      	str	r3, [r7, #52]	@ 0x34
	    uint8_t erase_cont[3] = {0};
 80083d4:	f107 031c 	add.w	r3, r7, #28
 80083d8:	2100      	movs	r1, #0
 80083da:	460a      	mov	r2, r1
 80083dc:	801a      	strh	r2, [r3, #0]
 80083de:	460a      	mov	r2, r1
 80083e0:	709a      	strb	r2, [r3, #2]
	    HAL_StatusTypeDef status = HAL_OK;
 80083e2:	2300      	movs	r3, #0
 80083e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    FLASH_EraseInitTypeDef EraseInitStruct;
	    uint32_t SectorError = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	60bb      	str	r3, [r7, #8]

	    // 计算全局起始扇区和总扇区数
	    uint32_t global_start_sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;  // = 6
 80083ec:	2306      	movs	r3, #6
 80083ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	    uint32_t total_sectors = FLASH_PagesMask(size);  // 例如 = 4
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7ff ffca 	bl	800838c <FLASH_PagesMask>
 80083f8:	62f8      	str	r0, [r7, #44]	@ 0x2c

	    uint32_t sectors_per_bank = 8;  // 每个 Bank 8 个扇区
 80083fa:	2308      	movs	r3, #8
 80083fc:	627b      	str	r3, [r7, #36]	@ 0x24

	    HAL_FLASH_Unlock();
 80083fe:	f7f9 ff27 	bl	8002250 <HAL_FLASH_Unlock>
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8008402:	2304      	movs	r3, #4
 8008404:	60fb      	str	r3, [r7, #12]

	    // Bank 1 擦除（如果起始在 Bank 1）
	    if (global_start_sector < sectors_per_bank) {
 8008406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	429a      	cmp	r2, r3
 800840c:	d220      	bcs.n	8008450 <EraseSomePages+0x8c>
	        // 计算 Bank 1 能擦除的扇区数
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 800840e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008412:	4413      	add	r3, r2
	                                 ? total_sectors
	                                 : (sectors_per_bank - global_start_sector);
 8008414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008416:	429a      	cmp	r2, r3
 8008418:	d203      	bcs.n	8008422 <EraseSomePages+0x5e>
 800841a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800841c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	e000      	b.n	8008424 <EraseSomePages+0x60>
 8008422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 8008424:	623b      	str	r3, [r7, #32]

	        EraseInitStruct.Banks = FLASH_BANK_1;
 8008426:	2301      	movs	r3, #1
 8008428:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = global_start_sector;  // Bank 1 的扇区 6
 800842a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842c:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = bank1_sectors;
 800842e:	6a3b      	ldr	r3, [r7, #32]
 8008430:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8008432:	f107 0208 	add.w	r2, r7, #8
 8008436:	f107 030c 	add.w	r3, r7, #12
 800843a:	4611      	mov	r1, r2
 800843c:	4618      	mov	r0, r3
 800843e:	f7f9 ffed 	bl	800241c <HAL_FLASHEx_Erase>
 8008442:	4603      	mov	r3, r0
 8008444:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	        total_sectors -= bank1_sectors;
 8008448:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    }

	    // Bank 2 擦除（如果还有剩余扇区）
	    if (total_sectors > 0 && status == HAL_OK) {
 8008450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008452:	2b00      	cmp	r3, #0
 8008454:	d014      	beq.n	8008480 <EraseSomePages+0xbc>
 8008456:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800845a:	2b00      	cmp	r3, #0
 800845c:	d110      	bne.n	8008480 <EraseSomePages+0xbc>
	        EraseInitStruct.Banks = FLASH_BANK_2;
 800845e:	2302      	movs	r3, #2
 8008460:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = 0;  // Bank 2 从扇区 0 开始
 8008462:	2300      	movs	r3, #0
 8008464:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = total_sectors;
 8008466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008468:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800846a:	f107 0208 	add.w	r2, r7, #8
 800846e:	f107 030c 	add.w	r3, r7, #12
 8008472:	4611      	mov	r1, r2
 8008474:	4618      	mov	r0, r3
 8008476:	f7f9 ffd1 	bl	800241c <HAL_FLASHEx_Erase>
 800847a:	4603      	mov	r3, r0
 800847c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	if(status == HAL_OK)
 8008480:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008484:	2b00      	cmp	r3, #0
 8008486:	d11d      	bne.n	80084c4 <EraseSomePages+0x100>
	{
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 8008488:	2300      	movs	r3, #0
 800848a:	637b      	str	r3, [r7, #52]	@ 0x34
 800848c:	e016      	b.n	80084bc <EraseSomePages+0xf8>
		{
			if(outPutCont == 1)
 800848e:	78fb      	ldrb	r3, [r7, #3]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d110      	bne.n	80084b6 <EraseSomePages+0xf2>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 8008494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008496:	3301      	adds	r3, #1
 8008498:	461a      	mov	r2, r3
 800849a:	f107 031c 	add.w	r3, r7, #28
 800849e:	4611      	mov	r1, r2
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7ff ff07 	bl	80082b4 <Int2Str>
				SerialPutString(erase_cont);
 80084a6:	f107 031c 	add.w	r3, r7, #28
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7ff ff58 	bl	8008360 <Serial_PutString>
				SerialPutString("@");
 80084b0:	480b      	ldr	r0, [pc, #44]	@ (80084e0 <EraseSomePages+0x11c>)
 80084b2:	f7ff ff55 	bl	8008360 <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 80084b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b8:	3301      	adds	r3, #1
 80084ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80084bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d3e4      	bcc.n	800848e <EraseSomePages+0xca>
			}
		}
	}

	HAL_FLASH_Lock();
 80084c4:	f7f9 feea 	bl	800229c <HAL_FLASH_Lock>

	if(status != HAL_OK)
 80084c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <EraseSomePages+0x110>
	{
		return 0;
 80084d0:	2300      	movs	r3, #0
 80084d2:	e000      	b.n	80084d6 <EraseSomePages+0x112>
	}
	return 1;
 80084d4:	2301      	movs	r3, #1
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3738      	adds	r7, #56	@ 0x38
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	08009750 	.word	0x08009750

080084e4 <FLASH_DisableWriteProtectionPages>:


/************************************************************************/

static void FLASH_DisableWriteProtectionPages(void)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	af00      	add	r7, sp, #0
	SerialPutString("Write protection control is not supported in this implementation.\r\n");
 80084e8:	4802      	ldr	r0, [pc, #8]	@ (80084f4 <FLASH_DisableWriteProtectionPages+0x10>)
 80084ea:	f7ff ff39 	bl	8008360 <Serial_PutString>
}
 80084ee:	bf00      	nop
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	08009754 	.word	0x08009754

080084f8 <IAP_WriteFlag>:


/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	80fb      	strh	r3, [r7, #6]
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8008502:	1dbb      	adds	r3, r7, #6
 8008504:	2201      	movs	r2, #1
 8008506:	4619      	mov	r1, r3
 8008508:	4803      	ldr	r0, [pc, #12]	@ (8008518 <IAP_WriteFlag+0x20>)
 800850a:	f000 ff93 	bl	8009434 <STMFLASH_Write>
#else 
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
#endif 	
}
 800850e:	bf00      	nop
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	0800a000 	.word	0x0800a000

0800851c <IAP_ReadFlag>:

/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	af00      	add	r7, sp, #0
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
 8008520:	4802      	ldr	r0, [pc, #8]	@ (800852c <IAP_ReadFlag+0x10>)
 8008522:	f000 fe5d 	bl	80091e0 <STMFLASH_ReadHalfWord>
 8008526:	4603      	mov	r3, r0
#else
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
#endif 	
}
 8008528:	4618      	mov	r0, r3
 800852a:	bd80      	pop	{r7, pc}
 800852c:	0800a000 	.word	0x0800a000

08008530 <IAP_UART_Init>:


/************************************************************************/
void IAP_UART_Init(void)
{
 8008530:	b480      	push	{r7}
 8008532:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 8008534:	bf00      	nop
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr

0800853e <IAP_Init>:

void IAP_Init(void)
{
 800853e:	b580      	push	{r7, lr}
 8008540:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 8008542:	f7ff fff5 	bl	8008530 <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 8008546:	bf00      	nop
 8008548:	bd80      	pop	{r7, pc}
	...

0800854c <IAP_RunApp>:
/************************************************************************/
extern UART_HandleTypeDef huart1;
int8_t IAP_RunApp(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
		// 读取应用程序的初始栈指针
	uint32_t sp = (*(__IO uint32_t*)ApplicationAddress);
 8008552:	4b2b      	ldr	r3, [pc, #172]	@ (8008600 <IAP_RunApp+0xb4>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	60bb      	str	r3, [r7, #8]
	
	// 验证栈指针是否有效 (STM32H503 SRAM: 0x20000000-0x20008000, 32KB)
	// 栈指针应该在 SRAM 起始地址和结束地址之间（含结束地址）
	if (sp >= 0x20000000 && sp <= 0x20008000)
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800855e:	d345      	bcc.n	80085ec <IAP_RunApp+0xa0>
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	4a28      	ldr	r2, [pc, #160]	@ (8008604 <IAP_RunApp+0xb8>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d841      	bhi.n	80085ec <IAP_RunApp+0xa0>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 8008568:	4827      	ldr	r0, [pc, #156]	@ (8008608 <IAP_RunApp+0xbc>)
 800856a:	f7ff fef9 	bl	8008360 <Serial_PutString>
  __ASM volatile ("cpsid i" : : : "memory");
 800856e:	b672      	cpsid	i
}
 8008570:	bf00      	nop
		
		// 1. 关闭全局中断
		__disable_irq();
		
		// 2. 去初始化外设
		HAL_UART_MspDeInit(&huart1);
 8008572:	4826      	ldr	r0, [pc, #152]	@ (800860c <IAP_RunApp+0xc0>)
 8008574:	f7f8 fc1a 	bl	8000dac <HAL_UART_MspDeInit>
		HAL_DeInit();
 8008578:	f7f8 fce2 	bl	8000f40 <HAL_DeInit>
		
		// 3. 关闭 SysTick
		SysTick->CTRL = 0;
 800857c:	4b24      	ldr	r3, [pc, #144]	@ (8008610 <IAP_RunApp+0xc4>)
 800857e:	2200      	movs	r2, #0
 8008580:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8008582:	4b23      	ldr	r3, [pc, #140]	@ (8008610 <IAP_RunApp+0xc4>)
 8008584:	2200      	movs	r2, #0
 8008586:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
 8008588:	4b21      	ldr	r3, [pc, #132]	@ (8008610 <IAP_RunApp+0xc4>)
 800858a:	2200      	movs	r2, #0
 800858c:	609a      	str	r2, [r3, #8]
		
		// 4. 清除所有挂起的中断
		for (uint8_t i = 0; i < 8; i++)
 800858e:	2300      	movs	r3, #0
 8008590:	73fb      	strb	r3, [r7, #15]
 8008592:	e010      	b.n	80085b6 <IAP_RunApp+0x6a>
		{
			NVIC->ICER[i] = 0xFFFFFFFF;
 8008594:	4a1f      	ldr	r2, [pc, #124]	@ (8008614 <IAP_RunApp+0xc8>)
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	3320      	adds	r3, #32
 800859a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800859e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;
 80085a2:	4a1c      	ldr	r2, [pc, #112]	@ (8008614 <IAP_RunApp+0xc8>)
 80085a4:	7bfb      	ldrb	r3, [r7, #15]
 80085a6:	3360      	adds	r3, #96	@ 0x60
 80085a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80085ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++)
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
 80085b2:	3301      	adds	r3, #1
 80085b4:	73fb      	strb	r3, [r7, #15]
 80085b6:	7bfb      	ldrb	r3, [r7, #15]
 80085b8:	2b07      	cmp	r3, #7
 80085ba:	d9eb      	bls.n	8008594 <IAP_RunApp+0x48>
		}
		
		// 5. 设置向量表偏移到应用程序地址
		SCB->VTOR = ApplicationAddress;
 80085bc:	4b16      	ldr	r3, [pc, #88]	@ (8008618 <IAP_RunApp+0xcc>)
 80085be:	4a10      	ldr	r2, [pc, #64]	@ (8008600 <IAP_RunApp+0xb4>)
 80085c0:	609a      	str	r2, [r3, #8]
		SCB_CleanInvalidateDCache();
		SCB_DisableDCache();
		#endif
		
		// 7. 设置主栈指针
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 80085c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008600 <IAP_RunApp+0xb4>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f383 8808 	msr	MSP, r3
}
 80085ce:	bf00      	nop
		
		// 8. 获取复位向量地址并跳转
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 80085d0:	4b12      	ldr	r3, [pc, #72]	@ (800861c <IAP_RunApp+0xd0>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a12      	ldr	r2, [pc, #72]	@ (8008620 <IAP_RunApp+0xd4>)
 80085d6:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 80085d8:	4b11      	ldr	r3, [pc, #68]	@ (8008620 <IAP_RunApp+0xd4>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	461a      	mov	r2, r3
 80085de:	4b11      	ldr	r3, [pc, #68]	@ (8008624 <IAP_RunApp+0xd8>)
 80085e0:	601a      	str	r2, [r3, #0]
		
		// 9. 跳转到应用程序
		Jump_To_Application();
 80085e2:	4b10      	ldr	r3, [pc, #64]	@ (8008624 <IAP_RunApp+0xd8>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4798      	blx	r3
		
		return 0;
 80085e8:	2300      	movs	r3, #0
 80085ea:	e004      	b.n	80085f6 <IAP_RunApp+0xaa>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 80085ec:	480e      	ldr	r0, [pc, #56]	@ (8008628 <IAP_RunApp+0xdc>)
 80085ee:	f7ff feb7 	bl	8008360 <Serial_PutString>
		return -1;
 80085f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3710      	adds	r7, #16
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	0800c000 	.word	0x0800c000
 8008604:	20008000 	.word	0x20008000
 8008608:	08009798 	.word	0x08009798
 800860c:	2000004c 	.word	0x2000004c
 8008610:	e000e010 	.word	0xe000e010
 8008614:	e000e100 	.word	0xe000e100
 8008618:	e000ed00 	.word	0xe000ed00
 800861c:	0800c004 	.word	0x0800c004
 8008620:	200001e0 	.word	0x200001e0
 8008624:	200001dc 	.word	0x200001dc
 8008628:	080097ac 	.word	0x080097ac

0800862c <IAP_Main_Menu>:
/************************************************************************/
extern uint8_t UART1_flag;
extern UART_HandleTypeDef huart1;
uint8_t cmdStr[CMD_STRING_SIZE] = {0};
void IAP_Main_Menu(void)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	af00      	add	r7, sp, #0

	// 打印菜单一次，避免循环反复刷屏
	SerialPutString("\r\n IAP Main Menu (V 0.2.0)\r\n");
 8008630:	4837      	ldr	r0, [pc, #220]	@ (8008710 <IAP_Main_Menu+0xe4>)
 8008632:	f7ff fe95 	bl	8008360 <Serial_PutString>
	SerialPutString(" update\r\n");
 8008636:	4837      	ldr	r0, [pc, #220]	@ (8008714 <IAP_Main_Menu+0xe8>)
 8008638:	f7ff fe92 	bl	8008360 <Serial_PutString>
	SerialPutString(" upload\r\n");
 800863c:	4836      	ldr	r0, [pc, #216]	@ (8008718 <IAP_Main_Menu+0xec>)
 800863e:	f7ff fe8f 	bl	8008360 <Serial_PutString>
	SerialPutString(" erase\r\n");
 8008642:	4836      	ldr	r0, [pc, #216]	@ (800871c <IAP_Main_Menu+0xf0>)
 8008644:	f7ff fe8c 	bl	8008360 <Serial_PutString>
	SerialPutString(" menu\r\n");
 8008648:	4835      	ldr	r0, [pc, #212]	@ (8008720 <IAP_Main_Menu+0xf4>)
 800864a:	f7ff fe89 	bl	8008360 <Serial_PutString>
	SerialPutString(" runapp\r\n");
 800864e:	4835      	ldr	r0, [pc, #212]	@ (8008724 <IAP_Main_Menu+0xf8>)
 8008650:	f7ff fe86 	bl	8008360 <Serial_PutString>
	SerialPutString(" cmd> ");
 8008654:	4834      	ldr	r0, [pc, #208]	@ (8008728 <IAP_Main_Menu+0xfc>)
 8008656:	f7ff fe83 	bl	8008360 <Serial_PutString>
	while (1)
	{

//		GetInputString(cmdStr);
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 800865a:	2280      	movs	r2, #128	@ 0x80
 800865c:	4933      	ldr	r1, [pc, #204]	@ (800872c <IAP_Main_Menu+0x100>)
 800865e:	4834      	ldr	r0, [pc, #208]	@ (8008730 <IAP_Main_Menu+0x104>)
 8008660:	f7ff fd1b 	bl	800809a <HAL_UARTEx_ReceiveToIdle_IT>
		if(UART1_flag){
 8008664:	4b33      	ldr	r3, [pc, #204]	@ (8008734 <IAP_Main_Menu+0x108>)
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d0f6      	beq.n	800865a <IAP_Main_Menu+0x2e>
			UART1_flag=0;
 800866c:	4b31      	ldr	r3, [pc, #196]	@ (8008734 <IAP_Main_Menu+0x108>)
 800866e:	2200      	movs	r2, #0
 8008670:	701a      	strb	r2, [r3, #0]
			if(strcmp((char *)cmdStr, CMD_UPDATE_STR) == 0)
 8008672:	4931      	ldr	r1, [pc, #196]	@ (8008738 <IAP_Main_Menu+0x10c>)
 8008674:	482d      	ldr	r0, [pc, #180]	@ (800872c <IAP_Main_Menu+0x100>)
 8008676:	f7f7 fe0f 	bl	8000298 <strcmp>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d104      	bne.n	800868a <IAP_Main_Menu+0x5e>
			{
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8008680:	f64e 60ee 	movw	r0, #61166	@ 0xeeee
 8008684:	f7ff ff38 	bl	80084f8 <IAP_WriteFlag>
				return;
 8008688:	e041      	b.n	800870e <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_UPLOAD_STR) == 0)
 800868a:	492c      	ldr	r1, [pc, #176]	@ (800873c <IAP_Main_Menu+0x110>)
 800868c:	4827      	ldr	r0, [pc, #156]	@ (800872c <IAP_Main_Menu+0x100>)
 800868e:	f7f7 fe03 	bl	8000298 <strcmp>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d104      	bne.n	80086a2 <IAP_Main_Menu+0x76>
			{
				IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8008698:	f64d 50dd 	movw	r0, #56797	@ 0xdddd
 800869c:	f7ff ff2c 	bl	80084f8 <IAP_WriteFlag>
				return;
 80086a0:	e035      	b.n	800870e <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_ERASE_STR) == 0)
 80086a2:	4927      	ldr	r1, [pc, #156]	@ (8008740 <IAP_Main_Menu+0x114>)
 80086a4:	4821      	ldr	r0, [pc, #132]	@ (800872c <IAP_Main_Menu+0x100>)
 80086a6:	f7f7 fdf7 	bl	8000298 <strcmp>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d104      	bne.n	80086ba <IAP_Main_Menu+0x8e>
			{
				IAP_WriteFlag(ERASE_FLAG_DATA);
 80086b0:	f64c 40cc 	movw	r0, #52428	@ 0xcccc
 80086b4:	f7ff ff20 	bl	80084f8 <IAP_WriteFlag>
				return;
 80086b8:	e029      	b.n	800870e <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_MENU_STR) == 0)
 80086ba:	4922      	ldr	r1, [pc, #136]	@ (8008744 <IAP_Main_Menu+0x118>)
 80086bc:	481b      	ldr	r0, [pc, #108]	@ (800872c <IAP_Main_Menu+0x100>)
 80086be:	f7f7 fdeb 	bl	8000298 <strcmp>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d103      	bne.n	80086d0 <IAP_Main_Menu+0xa4>
			{
				IAP_WriteFlag(INIT_FLAG_DATA);
 80086c8:	2000      	movs	r0, #0
 80086ca:	f7ff ff15 	bl	80084f8 <IAP_WriteFlag>
 80086ce:	e018      	b.n	8008702 <IAP_Main_Menu+0xd6>
			}
			else if(strcmp((char *)cmdStr, CMD_RUNAPP_STR) == 0)
 80086d0:	491d      	ldr	r1, [pc, #116]	@ (8008748 <IAP_Main_Menu+0x11c>)
 80086d2:	4816      	ldr	r0, [pc, #88]	@ (800872c <IAP_Main_Menu+0x100>)
 80086d4:	f7f7 fde0 	bl	8000298 <strcmp>
 80086d8:	4603      	mov	r3, r0
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d104      	bne.n	80086e8 <IAP_Main_Menu+0xbc>
			{
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 80086de:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 80086e2:	f7ff ff09 	bl	80084f8 <IAP_WriteFlag>
				return;
 80086e6:	e012      	b.n	800870e <IAP_Main_Menu+0xe2>
			}
			else if(strcmp((char *)cmdStr, CMD_DISWP_STR) == 0)
 80086e8:	4918      	ldr	r1, [pc, #96]	@ (800874c <IAP_Main_Menu+0x120>)
 80086ea:	4810      	ldr	r0, [pc, #64]	@ (800872c <IAP_Main_Menu+0x100>)
 80086ec:	f7f7 fdd4 	bl	8000298 <strcmp>
 80086f0:	4603      	mov	r3, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d102      	bne.n	80086fc <IAP_Main_Menu+0xd0>
			{
				FLASH_DisableWriteProtectionPages();
 80086f6:	f7ff fef5 	bl	80084e4 <FLASH_DisableWriteProtectionPages>
 80086fa:	e002      	b.n	8008702 <IAP_Main_Menu+0xd6>
			}
			else
			{
				SerialPutString(" Invalid CMD !\r\n");
 80086fc:	4814      	ldr	r0, [pc, #80]	@ (8008750 <IAP_Main_Menu+0x124>)
 80086fe:	f7ff fe2f 	bl	8008360 <Serial_PutString>
			}
			memset(cmdStr,0,CMD_STRING_SIZE);
 8008702:	2280      	movs	r2, #128	@ 0x80
 8008704:	2100      	movs	r1, #0
 8008706:	4809      	ldr	r0, [pc, #36]	@ (800872c <IAP_Main_Menu+0x100>)
 8008708:	f000 ffba 	bl	8009680 <memset>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 800870c:	e7a5      	b.n	800865a <IAP_Main_Menu+0x2e>
		}
	}
}
 800870e:	bd80      	pop	{r7, pc}
 8008710:	080097c4 	.word	0x080097c4
 8008714:	080097e4 	.word	0x080097e4
 8008718:	080097f0 	.word	0x080097f0
 800871c:	080097fc 	.word	0x080097fc
 8008720:	08009808 	.word	0x08009808
 8008724:	08009810 	.word	0x08009810
 8008728:	0800981c 	.word	0x0800981c
 800872c:	200001e4 	.word	0x200001e4
 8008730:	2000004c 	.word	0x2000004c
 8008734:	200001d0 	.word	0x200001d0
 8008738:	08009824 	.word	0x08009824
 800873c:	0800982c 	.word	0x0800982c
 8008740:	08009834 	.word	0x08009834
 8008744:	0800983c 	.word	0x0800983c
 8008748:	08009844 	.word	0x08009844
 800874c:	0800984c 	.word	0x0800984c
 8008750:	08009854 	.word	0x08009854

08008754 <IAP_Update>:
// 基于协议的固件更新（新版本）
extern uint8_t UART1_in_update_mode;  // 声明外部变量
extern uint8_t UART1_Complete_flag;
extern uint16_t rx_len;
int8_t IAP_Update(void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b088      	sub	sp, #32
 8008758:	af00      	add	r7, sp, #0
    uint32_t start_time;
    HAL_StatusTypeDef status;
    uint8_t consecutive_idle = 0;  // 连续空闲次数
 800875a:	2300      	movs	r3, #0
 800875c:	77fb      	strb	r3, [r7, #31]
    
    // 设置标志：进入 Update 模式
    UART1_in_update_mode = 1;
 800875e:	4b6c      	ldr	r3, [pc, #432]	@ (8008910 <IAP_Update+0x1bc>)
 8008760:	2201      	movs	r2, #1
 8008762:	701a      	strb	r2, [r3, #0]
    
    // 1. 初始化协议层
    Protocol_IAP_Init();
 8008764:	f000 fa1a 	bl	8008b9c <Protocol_IAP_Init>
    
    // 2. 擦除Flash
    SerialPutString("\r\n=== IAP Update Mode ===\r\n");
 8008768:	486a      	ldr	r0, [pc, #424]	@ (8008914 <IAP_Update+0x1c0>)
 800876a:	f7ff fdf9 	bl	8008360 <Serial_PutString>
    SerialPutString("Erasing flash...\r\n");
 800876e:	486a      	ldr	r0, [pc, #424]	@ (8008918 <IAP_Update+0x1c4>)
 8008770:	f7ff fdf6 	bl	8008360 <Serial_PutString>
    if (!EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8008774:	2101      	movs	r1, #1
 8008776:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800877a:	f7ff fe23 	bl	80083c4 <EraseSomePages>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d108      	bne.n	8008796 <IAP_Update+0x42>
    {
        SerialPutString("Erase failed!\r\n");
 8008784:	4865      	ldr	r0, [pc, #404]	@ (800891c <IAP_Update+0x1c8>)
 8008786:	f7ff fdeb 	bl	8008360 <Serial_PutString>
        UART1_in_update_mode = 0;
 800878a:	4b61      	ldr	r3, [pc, #388]	@ (8008910 <IAP_Update+0x1bc>)
 800878c:	2200      	movs	r2, #0
 800878e:	701a      	strb	r2, [r3, #0]
        return -1;
 8008790:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008794:	e0b8      	b.n	8008908 <IAP_Update+0x1b4>
    }
    
    start_time = HAL_GetTick();
 8008796:	f7f8 fca1 	bl	80010dc <HAL_GetTick>
 800879a:	61b8      	str	r0, [r7, #24]
    
    // ✅ 关键改动1：在循环外启动第一次DMA接收
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 800879c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80087a0:	495f      	ldr	r1, [pc, #380]	@ (8008920 <IAP_Update+0x1cc>)
 80087a2:	4860      	ldr	r0, [pc, #384]	@ (8008924 <IAP_Update+0x1d0>)
 80087a4:	f7ff fcd8 	bl	8008158 <HAL_UARTEx_ReceiveToIdle_DMA>
 80087a8:	4603      	mov	r3, r0
 80087aa:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 80087ac:	7dfb      	ldrb	r3, [r7, #23]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d008      	beq.n	80087c4 <IAP_Update+0x70>
        SerialPutString("DMA start failed!\r\n");
 80087b2:	485d      	ldr	r0, [pc, #372]	@ (8008928 <IAP_Update+0x1d4>)
 80087b4:	f7ff fdd4 	bl	8008360 <Serial_PutString>
        UART1_in_update_mode = 0;
 80087b8:	4b55      	ldr	r3, [pc, #340]	@ (8008910 <IAP_Update+0x1bc>)
 80087ba:	2200      	movs	r2, #0
 80087bc:	701a      	strb	r2, [r3, #0]
        return -1;
 80087be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80087c2:	e0a1      	b.n	8008908 <IAP_Update+0x1b4>
    }
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 80087c4:	4b57      	ldr	r3, [pc, #348]	@ (8008924 <IAP_Update+0x1d0>)
 80087c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ca:	2200      	movs	r2, #0
 80087cc:	665a      	str	r2, [r3, #100]	@ 0x64
    SerialPutString("DMA started, waiting for data...\r\n");
 80087ce:	4857      	ldr	r0, [pc, #348]	@ (800892c <IAP_Update+0x1d8>)
 80087d0:	f7ff fdc6 	bl	8008360 <Serial_PutString>

    // ✅ 关键改动2：主循环只等待和处理数据
    while (1)
    {
        // 检查总超时 (30秒)
        if ((HAL_GetTick() - start_time) > 30000)
 80087d4:	f7f8 fc82 	bl	80010dc <HAL_GetTick>
 80087d8:	4602      	mov	r2, r0
 80087da:	69bb      	ldr	r3, [r7, #24]
 80087dc:	1ad3      	subs	r3, r2, r3
 80087de:	f247 5230 	movw	r2, #30000	@ 0x7530
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d908      	bls.n	80087f8 <IAP_Update+0xa4>
        {
            SerialPutString("\r\n=== Update Timeout (30s)! ===\r\n");
 80087e6:	4852      	ldr	r0, [pc, #328]	@ (8008930 <IAP_Update+0x1dc>)
 80087e8:	f7ff fdba 	bl	8008360 <Serial_PutString>
            UART1_in_update_mode = 0;
 80087ec:	4b48      	ldr	r3, [pc, #288]	@ (8008910 <IAP_Update+0x1bc>)
 80087ee:	2200      	movs	r2, #0
 80087f0:	701a      	strb	r2, [r3, #0]
            return -2;
 80087f2:	f06f 0301 	mvn.w	r3, #1
 80087f6:	e087      	b.n	8008908 <IAP_Update+0x1b4>
        }
        
        // ✅ 关键改动3：只判断标志，不判断status
        if(UART1_Complete_flag)
 80087f8:	4b4e      	ldr	r3, [pc, #312]	@ (8008934 <IAP_Update+0x1e0>)
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d07f      	beq.n	8008900 <IAP_Update+0x1ac>
        {
            UART1_Complete_flag = 0;
 8008800:	4b4c      	ldr	r3, [pc, #304]	@ (8008934 <IAP_Update+0x1e0>)
 8008802:	2200      	movs	r2, #0
 8008804:	701a      	strb	r2, [r3, #0]
            
            // ✅ 关键改动4：根据rx_len判断数据状态
            if (rx_len > 1)
 8008806:	4b4c      	ldr	r3, [pc, #304]	@ (8008938 <IAP_Update+0x1e4>)
 8008808:	881b      	ldrh	r3, [r3, #0]
 800880a:	2b01      	cmp	r3, #1
 800880c:	d91e      	bls.n	800884c <IAP_Update+0xf8>
            {
                
                // 处理数据
                Protocol_Receive(rx_buffer, rx_len);
 800880e:	4b4a      	ldr	r3, [pc, #296]	@ (8008938 <IAP_Update+0x1e4>)
 8008810:	881b      	ldrh	r3, [r3, #0]
 8008812:	4619      	mov	r1, r3
 8008814:	4842      	ldr	r0, [pc, #264]	@ (8008920 <IAP_Update+0x1cc>)
 8008816:	f000 fbb3 	bl	8008f80 <Protocol_Receive>
                memset(rx_buffer, 0, MAX_FRAME_SIZE);
 800881a:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800881e:	2100      	movs	r1, #0
 8008820:	483f      	ldr	r0, [pc, #252]	@ (8008920 <IAP_Update+0x1cc>)
 8008822:	f000 ff2d 	bl	8009680 <memset>
                
                // 重置空闲计数（收到数据说明传输还在进行）
                consecutive_idle = 0;
 8008826:	2300      	movs	r3, #0
 8008828:	77fb      	strb	r3, [r7, #31]

                // ✅ 关键改动5：处理完后重新启动DMA
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 800882a:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800882e:	493c      	ldr	r1, [pc, #240]	@ (8008920 <IAP_Update+0x1cc>)
 8008830:	483c      	ldr	r0, [pc, #240]	@ (8008924 <IAP_Update+0x1d0>)
 8008832:	f7ff fc91 	bl	8008158 <HAL_UARTEx_ReceiveToIdle_DMA>
 8008836:	4603      	mov	r3, r0
 8008838:	75fb      	strb	r3, [r7, #23]
                if (status == HAL_OK) {
 800883a:	7dfb      	ldrb	r3, [r7, #23]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d15f      	bne.n	8008900 <IAP_Update+0x1ac>
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8008840:	4b38      	ldr	r3, [pc, #224]	@ (8008924 <IAP_Update+0x1d0>)
 8008842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008846:	2200      	movs	r2, #0
 8008848:	665a      	str	r2, [r3, #100]	@ 0x64
 800884a:	e059      	b.n	8008900 <IAP_Update+0x1ac>
                }
            }
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 800884c:	4b3a      	ldr	r3, [pc, #232]	@ (8008938 <IAP_Update+0x1e4>)
 800884e:	881b      	ldrh	r3, [r3, #0]
 8008850:	2b01      	cmp	r3, #1
 8008852:	d155      	bne.n	8008900 <IAP_Update+0x1ac>
 8008854:	4b32      	ldr	r3, [pc, #200]	@ (8008920 <IAP_Update+0x1cc>)
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	2bff      	cmp	r3, #255	@ 0xff
 800885a:	d151      	bne.n	8008900 <IAP_Update+0x1ac>
            {
                // ✅ 关键改动6：这才是真正的"传输结束"判断逻辑
                consecutive_idle++;
 800885c:	7ffb      	ldrb	r3, [r7, #31]
 800885e:	3301      	adds	r3, #1
 8008860:	77fb      	strb	r3, [r7, #31]

                SerialPutString("\r\n[IDLE] Bus idle detected (");
 8008862:	4836      	ldr	r0, [pc, #216]	@ (800893c <IAP_Update+0x1e8>)
 8008864:	f7ff fd7c 	bl	8008360 <Serial_PutString>
                uint8_t count_str[4];
                Int2Str(count_str, consecutive_idle);
 8008868:	7ffa      	ldrb	r2, [r7, #31]
 800886a:	f107 030c 	add.w	r3, r7, #12
 800886e:	4611      	mov	r1, r2
 8008870:	4618      	mov	r0, r3
 8008872:	f7ff fd1f 	bl	80082b4 <Int2Str>
                SerialPutString(count_str);
 8008876:	f107 030c 	add.w	r3, r7, #12
 800887a:	4618      	mov	r0, r3
 800887c:	f7ff fd70 	bl	8008360 <Serial_PutString>
                SerialPutString("/2)\r\n");
 8008880:	482f      	ldr	r0, [pc, #188]	@ (8008940 <IAP_Update+0x1ec>)
 8008882:	f7ff fd6d 	bl	8008360 <Serial_PutString>

                // 连续2次IDLE且无数据，认为传输完成
                if (consecutive_idle >= 1)
 8008886:	7ffb      	ldrb	r3, [r7, #31]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d026      	beq.n	80088da <IAP_Update+0x186>
                {
                    uint32_t total_received = Protocol_IAP_GetProgress();
 800888c:	f000 f9de 	bl	8008c4c <Protocol_IAP_GetProgress>
 8008890:	6138      	str	r0, [r7, #16]

                    if (total_received > 0)
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d017      	beq.n	80088c8 <IAP_Update+0x174>
                    {
                        // ✅ 传输成功完成
                        SerialPutString("\r\n=== Update Successful! ===\r\n");
 8008898:	482a      	ldr	r0, [pc, #168]	@ (8008944 <IAP_Update+0x1f0>)
 800889a:	f7ff fd61 	bl	8008360 <Serial_PutString>
                        uint8_t size_str[12];
                        Int2Str(size_str, total_received);
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	463b      	mov	r3, r7
 80088a2:	4611      	mov	r1, r2
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff fd05 	bl	80082b4 <Int2Str>
                        SerialPutString("Total received: ");
 80088aa:	4827      	ldr	r0, [pc, #156]	@ (8008948 <IAP_Update+0x1f4>)
 80088ac:	f7ff fd58 	bl	8008360 <Serial_PutString>
                        SerialPutString(size_str);
 80088b0:	463b      	mov	r3, r7
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff fd54 	bl	8008360 <Serial_PutString>
                        SerialPutString(" bytes\r\n");
 80088b8:	4824      	ldr	r0, [pc, #144]	@ (800894c <IAP_Update+0x1f8>)
 80088ba:	f7ff fd51 	bl	8008360 <Serial_PutString>
                        UART1_in_update_mode = 0;
 80088be:	4b14      	ldr	r3, [pc, #80]	@ (8008910 <IAP_Update+0x1bc>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	701a      	strb	r2, [r3, #0]
                        return 0;
 80088c4:	2300      	movs	r3, #0
 80088c6:	e01f      	b.n	8008908 <IAP_Update+0x1b4>
                    }
                    else
                    {
                        // 没有收到任何数据就结束了
                        SerialPutString("\r\n=== No data received ===\r\n");
 80088c8:	4821      	ldr	r0, [pc, #132]	@ (8008950 <IAP_Update+0x1fc>)
 80088ca:	f7ff fd49 	bl	8008360 <Serial_PutString>
                        UART1_in_update_mode = 0;
 80088ce:	4b10      	ldr	r3, [pc, #64]	@ (8008910 <IAP_Update+0x1bc>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	701a      	strb	r2, [r3, #0]
                        return -3;
 80088d4:	f06f 0302 	mvn.w	r3, #2
 80088d8:	e016      	b.n	8008908 <IAP_Update+0x1b4>
                    }
                }
                else
                {
                    // 第一次空闲，可能是包间隔，继续等待
                    SerialPutString("Waiting for more data...\r\n");
 80088da:	481e      	ldr	r0, [pc, #120]	@ (8008954 <IAP_Update+0x200>)
 80088dc:	f7ff fd40 	bl	8008360 <Serial_PutString>

                    // 重新启动DMA
                    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80088e0:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80088e4:	490e      	ldr	r1, [pc, #56]	@ (8008920 <IAP_Update+0x1cc>)
 80088e6:	480f      	ldr	r0, [pc, #60]	@ (8008924 <IAP_Update+0x1d0>)
 80088e8:	f7ff fc36 	bl	8008158 <HAL_UARTEx_ReceiveToIdle_DMA>
 80088ec:	4603      	mov	r3, r0
 80088ee:	75fb      	strb	r3, [r7, #23]
                    if (status == HAL_OK) {
 80088f0:	7dfb      	ldrb	r3, [r7, #23]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d104      	bne.n	8008900 <IAP_Update+0x1ac>
                        huart1.hdmarx->XferHalfCpltCallback = NULL;
 80088f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008924 <IAP_Update+0x1d0>)
 80088f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088fc:	2200      	movs	r2, #0
 80088fe:	665a      	str	r2, [r3, #100]	@ 0x64
                }
            }
        }
        
        // 适当延时，避免CPU占用过高
        HAL_Delay(1);
 8008900:	2001      	movs	r0, #1
 8008902:	f7f8 fbf7 	bl	80010f4 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 8008906:	e765      	b.n	80087d4 <IAP_Update+0x80>
    }
}
 8008908:	4618      	mov	r0, r3
 800890a:	3720      	adds	r7, #32
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}
 8008910:	200001d1 	.word	0x200001d1
 8008914:	08009868 	.word	0x08009868
 8008918:	08009884 	.word	0x08009884
 800891c:	08009898 	.word	0x08009898
 8008920:	20002a78 	.word	0x20002a78
 8008924:	2000004c 	.word	0x2000004c
 8008928:	080098a8 	.word	0x080098a8
 800892c:	080098bc 	.word	0x080098bc
 8008930:	080098e0 	.word	0x080098e0
 8008934:	200001d2 	.word	0x200001d2
 8008938:	200001d4 	.word	0x200001d4
 800893c:	08009904 	.word	0x08009904
 8008940:	08009924 	.word	0x08009924
 8008944:	0800992c 	.word	0x0800992c
 8008948:	0800994c 	.word	0x0800994c
 800894c:	08009960 	.word	0x08009960
 8008950:	0800996c 	.word	0x0800996c
 8008954:	0800998c 	.word	0x0800998c

08008958 <IAP_Erase>:

/************************************************************************/
int8_t IAP_Erase(void)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] = {0};
 800895e:	1d3b      	adds	r3, r7, #4
 8008960:	2100      	movs	r1, #0
 8008962:	460a      	mov	r2, r1
 8008964:	801a      	strh	r2, [r3, #0]
 8008966:	460a      	mov	r2, r1
 8008968:	709a      	strb	r2, [r3, #2]
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 800896a:	1d3b      	adds	r3, r7, #4
 800896c:	2104      	movs	r1, #4
 800896e:	4618      	mov	r0, r3
 8008970:	f7ff fca0 	bl	80082b4 <Int2Str>
	SerialPutString(" @");//?�????���bug
 8008974:	480c      	ldr	r0, [pc, #48]	@ (80089a8 <IAP_Erase+0x50>)
 8008976:	f7ff fcf3 	bl	8008360 <Serial_PutString>
	SerialPutString(erase_cont);
 800897a:	1d3b      	adds	r3, r7, #4
 800897c:	4618      	mov	r0, r3
 800897e:	f7ff fcef 	bl	8008360 <Serial_PutString>
	SerialPutString("@");
 8008982:	480a      	ldr	r0, [pc, #40]	@ (80089ac <IAP_Erase+0x54>)
 8008984:	f7ff fcec 	bl	8008360 <Serial_PutString>
	if(EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8008988:	2101      	movs	r1, #1
 800898a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800898e:	f7ff fd19 	bl	80083c4 <EraseSomePages>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d001      	beq.n	800899c <IAP_Erase+0x44>
		return 0;
 8008998:	2300      	movs	r3, #0
 800899a:	e001      	b.n	80089a0 <IAP_Erase+0x48>
	else
		return -1;
 800899c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3708      	adds	r7, #8
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}
 80089a8:	080099a8 	.word	0x080099a8
 80089ac:	080099ac 	.word	0x080099ac

080089b0 <crc32_calc>:
		0xB3667A2E, 0xC4614AB8,  0x5D681B02, 0x2A6F2B94,   0xB40BBE37, 0xC30C8EA1,  0x5A05DF1B, 0x2D02EF8D
};
// 计算缓冲区的CRC32值（多项式0x04C11DB7，标准CRC32）
// 参数：data-数据缓冲区，len-数据长度，init_crc-初始值（通常传0xFFFFFFFF）
// 返回：最终CRC32值（如需标准输出，需异或0xFFFFFFFF）
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
 80089b0:	b480      	push	{r7}
 80089b2:	b087      	sub	sp, #28
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	607a      	str	r2, [r7, #4]
    uint32_t crc = init_crc;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	617b      	str	r3, [r7, #20]
    while (len--) {
 80089c0:	e00d      	b.n	80089de <crc32_calc+0x2e>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	0a1a      	lsrs	r2, r3, #8
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	b2d9      	uxtb	r1, r3
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	1c58      	adds	r0, r3, #1
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	404b      	eors	r3, r1
 80089d4:	4908      	ldr	r1, [pc, #32]	@ (80089f8 <crc32_calc+0x48>)
 80089d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80089da:	4053      	eors	r3, r2
 80089dc:	617b      	str	r3, [r7, #20]
    while (len--) {
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	1e5a      	subs	r2, r3, #1
 80089e2:	60ba      	str	r2, [r7, #8]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1ec      	bne.n	80089c2 <crc32_calc+0x12>
    }
    return crc;
 80089e8:	697b      	ldr	r3, [r7, #20]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	371c      	adds	r7, #28
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	08009a30 	.word	0x08009a30

080089fc <crc32_c>:
// 简化接口：直接计算标准CRC32（初始值0xFFFFFFFF，结果异或0xFFFFFFFF）
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8008a06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a0a:	6839      	ldr	r1, [r7, #0]
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f7ff ffcf 	bl	80089b0 <crc32_calc>
 8008a12:	4603      	mov	r3, r0
 8008a14:	43db      	mvns	r3, r3
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3708      	adds	r7, #8
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}

08008a1e <decode_escape>:
// 转义解码函数
// original	escaped
// 0x7E	0x7A 0x55
// 0x7A	0x7A 0xAA
uint32_t decode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b087      	sub	sp, #28
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	60f8      	str	r0, [r7, #12]
 8008a26:	60b9      	str	r1, [r7, #8]
 8008a28:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++)
 8008a2e:	2300      	movs	r3, #0
 8008a30:	613b      	str	r3, [r7, #16]
 8008a32:	e04b      	b.n	8008acc <decode_escape+0xae>
    {
    	// only treat interior bytes (not the first/last few header/footer bytes) as candidates for escape sequences
    	if( i>=5 && i < src_len-5 )
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	2b04      	cmp	r3, #4
 8008a38:	d939      	bls.n	8008aae <decode_escape+0x90>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	3b05      	subs	r3, #5
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d234      	bcs.n	8008aae <decode_escape+0x90>
    	{
			if (src[i] == ESCAPE_FLAG)
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	4413      	add	r3, r2
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	2b7a      	cmp	r3, #122	@ 0x7a
 8008a4e:	d123      	bne.n	8008a98 <decode_escape+0x7a>
			{
				if (src[i+1] == ESCAPE_7E)
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	3301      	adds	r3, #1
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	4413      	add	r3, r2
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	2b55      	cmp	r3, #85	@ 0x55
 8008a5c:	d10a      	bne.n	8008a74 <decode_escape+0x56>
				{
					dst[dst_idx++] = START_END_FLAG;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	617a      	str	r2, [r7, #20]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	4413      	add	r3, r2
 8008a68:	227e      	movs	r2, #126	@ 0x7e
 8008a6a:	701a      	strb	r2, [r3, #0]
					i++;
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 8008a72:	e027      	b.n	8008ac4 <decode_escape+0xa6>
				}
				else if (src[i+1] == ESCAPE_7A) {
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	3301      	adds	r3, #1
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2baa      	cmp	r3, #170	@ 0xaa
 8008a80:	d120      	bne.n	8008ac4 <decode_escape+0xa6>
					dst[dst_idx++] = ESCAPE_FLAG;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	1c5a      	adds	r2, r3, #1
 8008a86:	617a      	str	r2, [r7, #20]
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	227a      	movs	r2, #122	@ 0x7a
 8008a8e:	701a      	strb	r2, [r3, #0]
					i++;
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	3301      	adds	r3, #1
 8008a94:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 8008a96:	e015      	b.n	8008ac4 <decode_escape+0xa6>
	//				dst[dst_idx++] = src[i]; // 未知转义？直接输出
	//			}
			}
			else
			{
				dst[dst_idx++] = src[i];
 8008a98:	68ba      	ldr	r2, [r7, #8]
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	441a      	add	r2, r3
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	1c59      	adds	r1, r3, #1
 8008aa2:	6179      	str	r1, [r7, #20]
 8008aa4:	68f9      	ldr	r1, [r7, #12]
 8008aa6:	440b      	add	r3, r1
 8008aa8:	7812      	ldrb	r2, [r2, #0]
 8008aaa:	701a      	strb	r2, [r3, #0]
			if (src[i] == ESCAPE_FLAG)
 8008aac:	e00a      	b.n	8008ac4 <decode_escape+0xa6>
			}
    	}
    	else
    	{
			dst[dst_idx++] = src[i];
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	441a      	add	r2, r3
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	1c59      	adds	r1, r3, #1
 8008ab8:	6179      	str	r1, [r7, #20]
 8008aba:	68f9      	ldr	r1, [r7, #12]
 8008abc:	440b      	add	r3, r1
 8008abe:	7812      	ldrb	r2, [r2, #0]
 8008ac0:	701a      	strb	r2, [r3, #0]
 8008ac2:	e000      	b.n	8008ac6 <decode_escape+0xa8>
			if (src[i] == ESCAPE_FLAG)
 8008ac4:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++)
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	613b      	str	r3, [r7, #16]
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d3af      	bcc.n	8008a34 <decode_escape+0x16>
		}
    }
    return dst_idx; // 返回解码后长度
 8008ad4:	697b      	ldr	r3, [r7, #20]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	371c      	adds	r7, #28
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr

08008ae2 <encode_escape>:
// 实现转义编码
uint32_t encode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 8008ae2:	b480      	push	{r7}
 8008ae4:	b087      	sub	sp, #28
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	60f8      	str	r0, [r7, #12]
 8008aea:	60b9      	str	r1, [r7, #8]
 8008aec:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8008aee:	2300      	movs	r3, #0
 8008af0:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++) {
 8008af2:	2300      	movs	r3, #0
 8008af4:	613b      	str	r3, [r7, #16]
 8008af6:	e046      	b.n	8008b86 <encode_escape+0xa4>
    	// 只有起始和结束的0x7E标志位不转义（第0字节和最后1字节）
    	if( i<5 || i>=src_len-5 )
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d904      	bls.n	8008b08 <encode_escape+0x26>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	3b05      	subs	r3, #5
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d30a      	bcc.n	8008b1e <encode_escape+0x3c>
    	{
    		dst[dst_idx++] = src[i];
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	441a      	add	r2, r3
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	1c59      	adds	r1, r3, #1
 8008b12:	6179      	str	r1, [r7, #20]
 8008b14:	68f9      	ldr	r1, [r7, #12]
 8008b16:	440b      	add	r3, r1
 8008b18:	7812      	ldrb	r2, [r2, #0]
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	e030      	b.n	8008b80 <encode_escape+0x9e>
    	}
    	else{
			switch (src[i]) {
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	4413      	add	r3, r2
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	2b7a      	cmp	r3, #122	@ 0x7a
 8008b28:	d010      	beq.n	8008b4c <encode_escape+0x6a>
 8008b2a:	2b7e      	cmp	r3, #126	@ 0x7e
 8008b2c:	d11d      	bne.n	8008b6a <encode_escape+0x88>
				case START_END_FLAG:  // 0x7E → 0x7A 0x55
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	1c5a      	adds	r2, r3, #1
 8008b32:	617a      	str	r2, [r7, #20]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4413      	add	r3, r2
 8008b38:	227a      	movs	r2, #122	@ 0x7a
 8008b3a:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	617a      	str	r2, [r7, #20]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	4413      	add	r3, r2
 8008b46:	2255      	movs	r2, #85	@ 0x55
 8008b48:	701a      	strb	r2, [r3, #0]
					break;
 8008b4a:	e019      	b.n	8008b80 <encode_escape+0x9e>
				case ESCAPE_FLAG:     // 0x7A → 0x7A 0xAA
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	1c5a      	adds	r2, r3, #1
 8008b50:	617a      	str	r2, [r7, #20]
 8008b52:	68fa      	ldr	r2, [r7, #12]
 8008b54:	4413      	add	r3, r2
 8008b56:	227a      	movs	r2, #122	@ 0x7a
 8008b58:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	1c5a      	adds	r2, r3, #1
 8008b5e:	617a      	str	r2, [r7, #20]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	4413      	add	r3, r2
 8008b64:	22aa      	movs	r2, #170	@ 0xaa
 8008b66:	701a      	strb	r2, [r3, #0]
					break;
 8008b68:	e00a      	b.n	8008b80 <encode_escape+0x9e>
				default:
					dst[dst_idx++] = src[i];
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	441a      	add	r2, r3
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	1c59      	adds	r1, r3, #1
 8008b74:	6179      	str	r1, [r7, #20]
 8008b76:	68f9      	ldr	r1, [r7, #12]
 8008b78:	440b      	add	r3, r1
 8008b7a:	7812      	ldrb	r2, [r2, #0]
 8008b7c:	701a      	strb	r2, [r3, #0]
					break;
 8008b7e:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++) {
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	3301      	adds	r3, #1
 8008b84:	613b      	str	r3, [r7, #16]
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d3b4      	bcc.n	8008af8 <encode_escape+0x16>
			}
    	}
    }
    return dst_idx;
 8008b8e:	697b      	ldr	r3, [r7, #20]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	371c      	adds	r7, #28
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <Protocol_IAP_Init>:

// ==================== IAP公共接口 ====================
extern UART_HandleTypeDef huart1;
void Protocol_IAP_Init(void)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	af00      	add	r7, sp, #0
    iap_started = 0;
 8008ba0:	4b22      	ldr	r3, [pc, #136]	@ (8008c2c <Protocol_IAP_Init+0x90>)
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	701a      	strb	r2, [r3, #0]
    iap_write_addr = ApplicationAddress;
 8008ba6:	4b22      	ldr	r3, [pc, #136]	@ (8008c30 <Protocol_IAP_Init+0x94>)
 8008ba8:	4a22      	ldr	r2, [pc, #136]	@ (8008c34 <Protocol_IAP_Init+0x98>)
 8008baa:	601a      	str	r2, [r3, #0]
    iap_buf_idx = 0;
 8008bac:	4b22      	ldr	r3, [pc, #136]	@ (8008c38 <Protocol_IAP_Init+0x9c>)
 8008bae:	2200      	movs	r2, #0
 8008bb0:	801a      	strh	r2, [r3, #0]
    iap_total_received = 0;
 8008bb2:	4b22      	ldr	r3, [pc, #136]	@ (8008c3c <Protocol_IAP_Init+0xa0>)
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	601a      	str	r2, [r3, #0]
    
    SerialPutString("IAP Init OK\r\n");
 8008bb8:	4821      	ldr	r0, [pc, #132]	@ (8008c40 <Protocol_IAP_Init+0xa4>)
 8008bba:	f7ff fbd1 	bl	8008360 <Serial_PutString>

	// 1. 终止所有正在进行的 UART 操作
	HAL_UART_AbortReceive_IT(&huart1);
 8008bbe:	4821      	ldr	r0, [pc, #132]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bc0:	f7fd f93a 	bl	8005e38 <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 8008bc4:	481f      	ldr	r0, [pc, #124]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bc6:	f7fd f85d 	bl	8005c84 <HAL_UART_Abort>
	
	// 2. 清除所有 UART 错误标志
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 8008bca:	4b1e      	ldr	r3, [pc, #120]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 8008bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2202      	movs	r2, #2
 8008bd8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 8008bda:	4b1a      	ldr	r3, [pc, #104]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2204      	movs	r2, #4
 8008be0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 8008be2:	4b18      	ldr	r3, [pc, #96]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2208      	movs	r2, #8
 8008be8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 8008bea:	4b16      	ldr	r3, [pc, #88]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2210      	movs	r2, #16
 8008bf0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 8008bf2:	4b14      	ldr	r3, [pc, #80]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bfa:	621a      	str	r2, [r3, #32]
	
	// 3. 清空接收 FIFO（读取所有数据）
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008bfc:	e002      	b.n	8008c04 <Protocol_IAP_Init+0x68>
	{
		(void)huart1.Instance->RDR;  // 读取并丢弃
 8008bfe:	4b11      	ldr	r3, [pc, #68]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008c04:	4b0f      	ldr	r3, [pc, #60]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	69db      	ldr	r3, [r3, #28]
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b20      	cmp	r3, #32
 8008c10:	d0f5      	beq.n	8008bfe <Protocol_IAP_Init+0x62>
	}
	
	// 4. 重置 UART 错误代码
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8008c12:	4b0c      	ldr	r3, [pc, #48]	@ (8008c44 <Protocol_IAP_Init+0xa8>)
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	
	// 5. 等待状态完全恢复
	HAL_Delay(10);
 8008c1a:	200a      	movs	r0, #10
 8008c1c:	f7f8 fa6a 	bl	80010f4 <HAL_Delay>
	
	SerialPutString("UART fully reset\r\n");
 8008c20:	4809      	ldr	r0, [pc, #36]	@ (8008c48 <Protocol_IAP_Init+0xac>)
 8008c22:	f7ff fb9d 	bl	8008360 <Serial_PutString>
}
 8008c26:	bf00      	nop
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	2000527d 	.word	0x2000527d
 8008c30:	20000028 	.word	0x20000028
 8008c34:	0800c000 	.word	0x0800c000
 8008c38:	2000527e 	.word	0x2000527e
 8008c3c:	20005280 	.word	0x20005280
 8008c40:	080099b0 	.word	0x080099b0
 8008c44:	2000004c 	.word	0x2000004c
 8008c48:	080099c0 	.word	0x080099c0

08008c4c <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	af00      	add	r7, sp, #0
    return iap_total_received;
 8008c50:	4b03      	ldr	r3, [pc, #12]	@ (8008c60 <Protocol_IAP_GetProgress+0x14>)
 8008c52:	681b      	ldr	r3, [r3, #0]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	20005280 	.word	0x20005280

08008c64 <parse_byte>:
// 帧格式：
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8008c6e:	4b9a      	ldr	r3, [pc, #616]	@ (8008ed8 <parse_byte+0x274>)
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	f200 817c 	bhi.w	8008f70 <parse_byte+0x30c>
 8008c78:	a201      	add	r2, pc, #4	@ (adr r2, 8008c80 <parse_byte+0x1c>)
 8008c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c7e:	bf00      	nop
 8008c80:	08008c95 	.word	0x08008c95
 8008c84:	08008cb7 	.word	0x08008cb7
 8008c88:	08008d01 	.word	0x08008d01
 8008c8c:	08008d4d 	.word	0x08008d4d
 8008c90:	08008d95 	.word	0x08008d95
        case STATE_WAIT_START:
            if (byte == START_END_FLAG) {
 8008c94:	79fb      	ldrb	r3, [r7, #7]
 8008c96:	2b7e      	cmp	r3, #126	@ 0x7e
 8008c98:	f040 8163 	bne.w	8008f62 <parse_byte+0x2fe>
                state = STATE_READ_LEN;
 8008c9c:	4b8e      	ldr	r3, [pc, #568]	@ (8008ed8 <parse_byte+0x274>)
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8008ca2:	4b8e      	ldr	r3, [pc, #568]	@ (8008edc <parse_byte+0x278>)
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]
                body_offset = 0;
 8008ca8:	4b8d      	ldr	r3, [pc, #564]	@ (8008ee0 <parse_byte+0x27c>)
 8008caa:	2200      	movs	r2, #0
 8008cac:	601a      	str	r2, [r3, #0]
                body_len = 0;
 8008cae:	4b8d      	ldr	r3, [pc, #564]	@ (8008ee4 <parse_byte+0x280>)
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	601a      	str	r2, [r3, #0]
            }
            break;
 8008cb4:	e155      	b.n	8008f62 <parse_byte+0x2fe>

        case STATE_READ_LEN:
            ((uint8_t*)&body_len)[recv_count] = byte;
 8008cb6:	4b89      	ldr	r3, [pc, #548]	@ (8008edc <parse_byte+0x278>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a8a      	ldr	r2, [pc, #552]	@ (8008ee4 <parse_byte+0x280>)
 8008cbc:	4413      	add	r3, r2
 8008cbe:	79fa      	ldrb	r2, [r7, #7]
 8008cc0:	701a      	strb	r2, [r3, #0]
            recv_count++;
 8008cc2:	4b86      	ldr	r3, [pc, #536]	@ (8008edc <parse_byte+0x278>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	4a84      	ldr	r2, [pc, #528]	@ (8008edc <parse_byte+0x278>)
 8008cca:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8008ccc:	4b83      	ldr	r3, [pc, #524]	@ (8008edc <parse_byte+0x278>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b04      	cmp	r3, #4
 8008cd2:	f040 8148 	bne.w	8008f66 <parse_byte+0x302>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 8008cd6:	4b83      	ldr	r3, [pc, #524]	@ (8008ee4 <parse_byte+0x280>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	d905      	bls.n	8008cea <parse_byte+0x86>
 8008cde:	4b81      	ldr	r3, [pc, #516]	@ (8008ee4 <parse_byte+0x280>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f242 72f6 	movw	r2, #10230	@ 0x27f6
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d903      	bls.n	8008cf2 <parse_byte+0x8e>
                    state = STATE_WAIT_START;
 8008cea:	4b7b      	ldr	r3, [pc, #492]	@ (8008ed8 <parse_byte+0x274>)
 8008cec:	2200      	movs	r2, #0
 8008cee:	701a      	strb	r2, [r3, #0]
                    break;
 8008cf0:	e13e      	b.n	8008f70 <parse_byte+0x30c>
                }
                state = STATE_READ_BODY;
 8008cf2:	4b79      	ldr	r3, [pc, #484]	@ (8008ed8 <parse_byte+0x274>)
 8008cf4:	2202      	movs	r2, #2
 8008cf6:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8008cf8:	4b78      	ldr	r3, [pc, #480]	@ (8008edc <parse_byte+0x278>)
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	601a      	str	r2, [r3, #0]
            }
            break;
 8008cfe:	e132      	b.n	8008f66 <parse_byte+0x302>

        case STATE_READ_BODY:
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 8008d00:	4b77      	ldr	r3, [pc, #476]	@ (8008ee0 <parse_byte+0x27c>)
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	4b77      	ldr	r3, [pc, #476]	@ (8008ee4 <parse_byte+0x280>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d20c      	bcs.n	8008d26 <parse_byte+0xc2>
 8008d0c:	4b74      	ldr	r3, [pc, #464]	@ (8008ee0 <parse_byte+0x27c>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008d14:	d207      	bcs.n	8008d26 <parse_byte+0xc2>
				frame_buf[body_offset++] = byte;
 8008d16:	4b72      	ldr	r3, [pc, #456]	@ (8008ee0 <parse_byte+0x27c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	1c5a      	adds	r2, r3, #1
 8008d1c:	4970      	ldr	r1, [pc, #448]	@ (8008ee0 <parse_byte+0x27c>)
 8008d1e:	600a      	str	r2, [r1, #0]
 8008d20:	4971      	ldr	r1, [pc, #452]	@ (8008ee8 <parse_byte+0x284>)
 8008d22:	79fa      	ldrb	r2, [r7, #7]
 8008d24:	54ca      	strb	r2, [r1, r3]
			}
			if (body_offset == body_len) {
 8008d26:	4b6e      	ldr	r3, [pc, #440]	@ (8008ee0 <parse_byte+0x27c>)
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	4b6e      	ldr	r3, [pc, #440]	@ (8008ee4 <parse_byte+0x280>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	f040 811b 	bne.w	8008f6a <parse_byte+0x306>
				state = STATE_READ_CRC;
 8008d34:	4b68      	ldr	r3, [pc, #416]	@ (8008ed8 <parse_byte+0x274>)
 8008d36:	2203      	movs	r2, #3
 8008d38:	701a      	strb	r2, [r3, #0]
				recv_count = 0;
 8008d3a:	4b68      	ldr	r3, [pc, #416]	@ (8008edc <parse_byte+0x278>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	601a      	str	r2, [r3, #0]
				memset(crc_bytes, 0, 4);  // 清零 CRC 缓冲区
 8008d40:	2204      	movs	r2, #4
 8008d42:	2100      	movs	r1, #0
 8008d44:	4869      	ldr	r0, [pc, #420]	@ (8008eec <parse_byte+0x288>)
 8008d46:	f000 fc9b 	bl	8009680 <memset>
			}
            break;
 8008d4a:	e10e      	b.n	8008f6a <parse_byte+0x306>

        case STATE_READ_CRC:

            crc_bytes[recv_count] = byte;
 8008d4c:	4b63      	ldr	r3, [pc, #396]	@ (8008edc <parse_byte+0x278>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4966      	ldr	r1, [pc, #408]	@ (8008eec <parse_byte+0x288>)
 8008d52:	79fa      	ldrb	r2, [r7, #7]
 8008d54:	54ca      	strb	r2, [r1, r3]
            recv_count++;
 8008d56:	4b61      	ldr	r3, [pc, #388]	@ (8008edc <parse_byte+0x278>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	4a5f      	ldr	r2, [pc, #380]	@ (8008edc <parse_byte+0x278>)
 8008d5e:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8008d60:	4b5e      	ldr	r3, [pc, #376]	@ (8008edc <parse_byte+0x278>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b04      	cmp	r3, #4
 8008d66:	f040 8102 	bne.w	8008f6e <parse_byte+0x30a>
                // 显式小端组合
                recv_crc = (uint32_t)crc_bytes[0] |
 8008d6a:	4b60      	ldr	r3, [pc, #384]	@ (8008eec <parse_byte+0x288>)
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	461a      	mov	r2, r3
                           ((uint32_t)crc_bytes[1] << 8) |
 8008d70:	4b5e      	ldr	r3, [pc, #376]	@ (8008eec <parse_byte+0x288>)
 8008d72:	785b      	ldrb	r3, [r3, #1]
 8008d74:	021b      	lsls	r3, r3, #8
                recv_crc = (uint32_t)crc_bytes[0] |
 8008d76:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[2] << 16) |
 8008d78:	4b5c      	ldr	r3, [pc, #368]	@ (8008eec <parse_byte+0x288>)
 8008d7a:	789b      	ldrb	r3, [r3, #2]
 8008d7c:	041b      	lsls	r3, r3, #16
                           ((uint32_t)crc_bytes[1] << 8) |
 8008d7e:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[3] << 24);
 8008d80:	4b5a      	ldr	r3, [pc, #360]	@ (8008eec <parse_byte+0x288>)
 8008d82:	78db      	ldrb	r3, [r3, #3]
 8008d84:	061b      	lsls	r3, r3, #24
                           ((uint32_t)crc_bytes[2] << 16) |
 8008d86:	4313      	orrs	r3, r2
                recv_crc = (uint32_t)crc_bytes[0] |
 8008d88:	4a59      	ldr	r2, [pc, #356]	@ (8008ef0 <parse_byte+0x28c>)
 8008d8a:	6013      	str	r3, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 8008d8c:	4b52      	ldr	r3, [pc, #328]	@ (8008ed8 <parse_byte+0x274>)
 8008d8e:	2204      	movs	r2, #4
 8008d90:	701a      	strb	r2, [r3, #0]
            }
            break;
 8008d92:	e0ec      	b.n	8008f6e <parse_byte+0x30a>
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	2b7e      	cmp	r3, #126	@ 0x7e
 8008d98:	f040 80df 	bne.w	8008f5a <parse_byte+0x2f6>
				// 构造 CRC 输入：[body_length(4)] + [frame_buf(body_len)]
				crc_input[0] = (uint8_t)(body_len >> 0);
 8008d9c:	4b51      	ldr	r3, [pc, #324]	@ (8008ee4 <parse_byte+0x280>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	b2da      	uxtb	r2, r3
 8008da2:	4b54      	ldr	r3, [pc, #336]	@ (8008ef4 <parse_byte+0x290>)
 8008da4:	701a      	strb	r2, [r3, #0]
				crc_input[1] = (uint8_t)(body_len >> 8);
 8008da6:	4b4f      	ldr	r3, [pc, #316]	@ (8008ee4 <parse_byte+0x280>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	0a1b      	lsrs	r3, r3, #8
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	4b51      	ldr	r3, [pc, #324]	@ (8008ef4 <parse_byte+0x290>)
 8008db0:	705a      	strb	r2, [r3, #1]
				crc_input[2] = (uint8_t)(body_len >> 16);
 8008db2:	4b4c      	ldr	r3, [pc, #304]	@ (8008ee4 <parse_byte+0x280>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	0c1b      	lsrs	r3, r3, #16
 8008db8:	b2da      	uxtb	r2, r3
 8008dba:	4b4e      	ldr	r3, [pc, #312]	@ (8008ef4 <parse_byte+0x290>)
 8008dbc:	709a      	strb	r2, [r3, #2]
				crc_input[3] = (uint8_t)(body_len >> 24);
 8008dbe:	4b49      	ldr	r3, [pc, #292]	@ (8008ee4 <parse_byte+0x280>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	0e1b      	lsrs	r3, r3, #24
 8008dc4:	b2da      	uxtb	r2, r3
 8008dc6:	4b4b      	ldr	r3, [pc, #300]	@ (8008ef4 <parse_byte+0x290>)
 8008dc8:	70da      	strb	r2, [r3, #3]
				memcpy(&crc_input[4], frame_buf, body_len);
 8008dca:	4b46      	ldr	r3, [pc, #280]	@ (8008ee4 <parse_byte+0x280>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	4945      	ldr	r1, [pc, #276]	@ (8008ee8 <parse_byte+0x284>)
 8008dd2:	4849      	ldr	r0, [pc, #292]	@ (8008ef8 <parse_byte+0x294>)
 8008dd4:	f000 fc80 	bl	80096d8 <memcpy>

				// CRC 校验
				uint32_t calc_crc = crc32_c(crc_input, 4 + body_len);
 8008dd8:	4b42      	ldr	r3, [pc, #264]	@ (8008ee4 <parse_byte+0x280>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3304      	adds	r3, #4
 8008dde:	4619      	mov	r1, r3
 8008de0:	4844      	ldr	r0, [pc, #272]	@ (8008ef4 <parse_byte+0x290>)
 8008de2:	f7ff fe0b 	bl	80089fc <crc32_c>
 8008de6:	6178      	str	r0, [r7, #20]
				
				if (calc_crc == recv_crc) {
 8008de8:	4b41      	ldr	r3, [pc, #260]	@ (8008ef0 <parse_byte+0x28c>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	f040 80a1 	bne.w	8008f36 <parse_byte+0x2d2>
					// CRC OK! 提取固件数据（跳过version, receiver, sender这3个字节）
//					uint8_t receive=frame_buf[1];
					uint8_t *firmware_data = &frame_buf[7];
 8008df4:	4b41      	ldr	r3, [pc, #260]	@ (8008efc <parse_byte+0x298>)
 8008df6:	613b      	str	r3, [r7, #16]
					uint32_t data_len = body_len - 7;
 8008df8:	4b3a      	ldr	r3, [pc, #232]	@ (8008ee4 <parse_byte+0x280>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3b07      	subs	r3, #7
 8008dfe:	60fb      	str	r3, [r7, #12]
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8008e00:	4b39      	ldr	r3, [pc, #228]	@ (8008ee8 <parse_byte+0x284>)
 8008e02:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8008e06:	461a      	mov	r2, r3
 8008e08:	4b3d      	ldr	r3, [pc, #244]	@ (8008f00 <parse_byte+0x29c>)
 8008e0a:	601a      	str	r2, [r3, #0]
					if ( data_len > 0)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	f000 80a3 	beq.w	8008f5a <parse_byte+0x2f6>
					{
						// 将数据拷贝到缓冲区
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8008e14:	4b3b      	ldr	r3, [pc, #236]	@ (8008f04 <parse_byte+0x2a0>)
 8008e16:	881b      	ldrh	r3, [r3, #0]
 8008e18:	461a      	mov	r2, r3
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008e22:	d875      	bhi.n	8008f10 <parse_byte+0x2ac>
						{
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8008e24:	4b37      	ldr	r3, [pc, #220]	@ (8008f04 <parse_byte+0x2a0>)
 8008e26:	881b      	ldrh	r3, [r3, #0]
 8008e28:	461a      	mov	r2, r3
 8008e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ee8 <parse_byte+0x284>)
 8008e2c:	4413      	add	r3, r2
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	6939      	ldr	r1, [r7, #16]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 fc50 	bl	80096d8 <memcpy>
							iap_buf_idx += data_len;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	b29a      	uxth	r2, r3
 8008e3c:	4b31      	ldr	r3, [pc, #196]	@ (8008f04 <parse_byte+0x2a0>)
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	4413      	add	r3, r2
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	4b2f      	ldr	r3, [pc, #188]	@ (8008f04 <parse_byte+0x2a0>)
 8008e46:	801a      	strh	r2, [r3, #0]
							
							// 当缓冲区有足够数据时写入Flash（必须半字对齐）
							if (iap_buf_idx >= 2)
 8008e48:	4b2e      	ldr	r3, [pc, #184]	@ (8008f04 <parse_byte+0x2a0>)
 8008e4a:	881b      	ldrh	r3, [r3, #0]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d92f      	bls.n	8008eb0 <parse_byte+0x24c>
							{
								uint16_t write_count = iap_buf_idx / 2;
 8008e50:	4b2c      	ldr	r3, [pc, #176]	@ (8008f04 <parse_byte+0x2a0>)
 8008e52:	881b      	ldrh	r3, [r3, #0]
 8008e54:	085b      	lsrs	r3, r3, #1
 8008e56:	817b      	strh	r3, [r7, #10]
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 8008e58:	4b2b      	ldr	r3, [pc, #172]	@ (8008f08 <parse_byte+0x2a4>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	897a      	ldrh	r2, [r7, #10]
 8008e5e:	4922      	ldr	r1, [pc, #136]	@ (8008ee8 <parse_byte+0x284>)
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 fae7 	bl	8009434 <STMFLASH_Write>
								
								iap_write_addr += write_count * 2;
 8008e66:	897b      	ldrh	r3, [r7, #10]
 8008e68:	005b      	lsls	r3, r3, #1
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	4b26      	ldr	r3, [pc, #152]	@ (8008f08 <parse_byte+0x2a4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4413      	add	r3, r2
 8008e72:	4a25      	ldr	r2, [pc, #148]	@ (8008f08 <parse_byte+0x2a4>)
 8008e74:	6013      	str	r3, [r2, #0]
								iap_total_received += write_count * 2;
 8008e76:	897b      	ldrh	r3, [r7, #10]
 8008e78:	005b      	lsls	r3, r3, #1
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	4b23      	ldr	r3, [pc, #140]	@ (8008f0c <parse_byte+0x2a8>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4413      	add	r3, r2
 8008e82:	4a22      	ldr	r2, [pc, #136]	@ (8008f0c <parse_byte+0x2a8>)
 8008e84:	6013      	str	r3, [r2, #0]
								
								// 保留未对齐的字节
								if (iap_buf_idx % 2)
 8008e86:	4b1f      	ldr	r3, [pc, #124]	@ (8008f04 <parse_byte+0x2a0>)
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00a      	beq.n	8008eaa <parse_byte+0x246>
								{
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8008e94:	4b1b      	ldr	r3, [pc, #108]	@ (8008f04 <parse_byte+0x2a0>)
 8008e96:	881b      	ldrh	r3, [r3, #0]
 8008e98:	3b01      	subs	r3, #1
 8008e9a:	4a13      	ldr	r2, [pc, #76]	@ (8008ee8 <parse_byte+0x284>)
 8008e9c:	5cd2      	ldrb	r2, [r2, r3]
 8008e9e:	4b12      	ldr	r3, [pc, #72]	@ (8008ee8 <parse_byte+0x284>)
 8008ea0:	701a      	strb	r2, [r3, #0]
									iap_buf_idx = 1;
 8008ea2:	4b18      	ldr	r3, [pc, #96]	@ (8008f04 <parse_byte+0x2a0>)
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	801a      	strh	r2, [r3, #0]
 8008ea8:	e002      	b.n	8008eb0 <parse_byte+0x24c>
								}
								else
								{
									iap_buf_idx = 0;
 8008eaa:	4b16      	ldr	r3, [pc, #88]	@ (8008f04 <parse_byte+0x2a0>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	801a      	strh	r2, [r3, #0]
//								{
//									SerialPutString((const uint8_t*)".");
//								}
							}
							//OK
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 8008eb0:	4b13      	ldr	r3, [pc, #76]	@ (8008f00 <parse_byte+0x29c>)
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x00 >> 8);
 8008eb6:	4b12      	ldr	r3, [pc, #72]	@ (8008f00 <parse_byte+0x29c>)
 8008eb8:	2200      	movs	r2, #0
 8008eba:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x00 >> 16);
 8008ebc:	4b10      	ldr	r3, [pc, #64]	@ (8008f00 <parse_byte+0x29c>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x00 >> 24);
 8008ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8008f00 <parse_byte+0x29c>)
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008ec8:	2308      	movs	r3, #8
 8008eca:	4a0d      	ldr	r2, [pc, #52]	@ (8008f00 <parse_byte+0x29c>)
 8008ecc:	2100      	movs	r1, #0
 8008ece:	2001      	movs	r0, #1
 8008ed0:	f000 f8d4 	bl	800907c <send_protocol_frame>
 8008ed4:	e041      	b.n	8008f5a <parse_byte+0x2f6>
 8008ed6:	bf00      	nop
 8008ed8:	20000264 	.word	0x20000264
 8008edc:	20000270 	.word	0x20000270
 8008ee0:	2000026c 	.word	0x2000026c
 8008ee4:	20000268 	.word	0x20000268
 8008ee8:	20000278 	.word	0x20000278
 8008eec:	20005284 	.word	0x20005284
 8008ef0:	20000274 	.word	0x20000274
 8008ef4:	20002a78 	.word	0x20002a78
 8008ef8:	20002a7c 	.word	0x20002a7c
 8008efc:	2000027f 	.word	0x2000027f
 8008f00:	20005288 	.word	0x20005288
 8008f04:	2000527e 	.word	0x2000527e
 8008f08:	20000028 	.word	0x20000028
 8008f0c:	20005280 	.word	0x20005280
						}
						else//length error
						{
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8008f10:	4b19      	ldr	r3, [pc, #100]	@ (8008f78 <parse_byte+0x314>)
 8008f12:	2201      	movs	r2, #1
 8008f14:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008f16:	4b18      	ldr	r3, [pc, #96]	@ (8008f78 <parse_byte+0x314>)
 8008f18:	2200      	movs	r2, #0
 8008f1a:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8008f1c:	4b16      	ldr	r3, [pc, #88]	@ (8008f78 <parse_byte+0x314>)
 8008f1e:	2200      	movs	r2, #0
 8008f20:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8008f22:	4b15      	ldr	r3, [pc, #84]	@ (8008f78 <parse_byte+0x314>)
 8008f24:	2200      	movs	r2, #0
 8008f26:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008f28:	2308      	movs	r3, #8
 8008f2a:	4a13      	ldr	r2, [pc, #76]	@ (8008f78 <parse_byte+0x314>)
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	2001      	movs	r0, #1
 8008f30:	f000 f8a4 	bl	800907c <send_protocol_frame>
 8008f34:	e011      	b.n	8008f5a <parse_byte+0x2f6>
						}
					}
				} else {//CRC error
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8008f36:	4b10      	ldr	r3, [pc, #64]	@ (8008f78 <parse_byte+0x314>)
 8008f38:	2201      	movs	r2, #1
 8008f3a:	711a      	strb	r2, [r3, #4]
					boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f78 <parse_byte+0x314>)
 8008f3e:	2200      	movs	r2, #0
 8008f40:	715a      	strb	r2, [r3, #5]
					boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8008f42:	4b0d      	ldr	r3, [pc, #52]	@ (8008f78 <parse_byte+0x314>)
 8008f44:	2200      	movs	r2, #0
 8008f46:	719a      	strb	r2, [r3, #6]
					boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8008f48:	4b0b      	ldr	r3, [pc, #44]	@ (8008f78 <parse_byte+0x314>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	71da      	strb	r2, [r3, #7]
					send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008f4e:	2308      	movs	r3, #8
 8008f50:	4a09      	ldr	r2, [pc, #36]	@ (8008f78 <parse_byte+0x314>)
 8008f52:	2100      	movs	r1, #0
 8008f54:	2001      	movs	r0, #1
 8008f56:	f000 f891 	bl	800907c <send_protocol_frame>
				}
            }
            state = STATE_WAIT_START;
 8008f5a:	4b08      	ldr	r3, [pc, #32]	@ (8008f7c <parse_byte+0x318>)
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	701a      	strb	r2, [r3, #0]
            break;
 8008f60:	e006      	b.n	8008f70 <parse_byte+0x30c>
            break;
 8008f62:	bf00      	nop
 8008f64:	e004      	b.n	8008f70 <parse_byte+0x30c>
            break;
 8008f66:	bf00      	nop
 8008f68:	e002      	b.n	8008f70 <parse_byte+0x30c>
            break;
 8008f6a:	bf00      	nop
 8008f6c:	e000      	b.n	8008f70 <parse_byte+0x30c>
            break;
 8008f6e:	bf00      	nop
    }
}
 8008f70:	bf00      	nop
 8008f72:	3718      	adds	r7, #24
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	20005288 	.word	0x20005288
 8008f7c:	20000264 	.word	0x20000264

08008f80 <Protocol_Receive>:
// 协议接收函数
// 参数：buf - 接收缓冲区，len - 接收数据长度
// 返回：0 成功，-1 失败
int32_t Protocol_Receive(uint8_t *buf, uint32_t len)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b086      	sub	sp, #24
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	617b      	str	r3, [r7, #20]
 8008f8e:	e060      	b.n	8009052 <Protocol_Receive+0xd2>
	{
		uint8_t byte = buf[i];
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	4413      	add	r3, r2
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	73fb      	strb	r3, [r7, #15]
		
		if (!in_frame)
 8008f9a:	4b32      	ldr	r3, [pc, #200]	@ (8009064 <Protocol_Receive+0xe4>)
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d114      	bne.n	8008fcc <Protocol_Receive+0x4c>
		{
			// 寻找帧头 0x7E
			if (byte == 0x7E)
 8008fa2:	7bfb      	ldrb	r3, [r7, #15]
 8008fa4:	2b7e      	cmp	r3, #126	@ 0x7e
 8008fa6:	d151      	bne.n	800904c <Protocol_Receive+0xcc>
			{
				in_frame = 1;
 8008fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8009064 <Protocol_Receive+0xe4>)
 8008faa:	2201      	movs	r2, #1
 8008fac:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008fae:	4b2e      	ldr	r3, [pc, #184]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	601a      	str	r2, [r3, #0]
				frame_buffer[frame_pos++] = byte;
 8008fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	1c5a      	adds	r2, r3, #1
 8008fba:	492b      	ldr	r1, [pc, #172]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fbc:	600a      	str	r2, [r1, #0]
 8008fbe:	492b      	ldr	r1, [pc, #172]	@ (800906c <Protocol_Receive+0xec>)
 8008fc0:	7bfa      	ldrb	r2, [r7, #15]
 8008fc2:	54ca      	strb	r2, [r1, r3]
				state=STATE_WAIT_START;
 8008fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8009070 <Protocol_Receive+0xf0>)
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	701a      	strb	r2, [r3, #0]
 8008fca:	e03f      	b.n	800904c <Protocol_Receive+0xcc>
			}
		}
		else
		{
			// 已进入帧，继续收集
			if (frame_pos < MAX_FRAME_SIZE)
 8008fcc:	4b26      	ldr	r3, [pc, #152]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008fd4:	d22e      	bcs.n	8009034 <Protocol_Receive+0xb4>
			{
				frame_buffer[frame_pos++] = byte;
 8008fd6:	4b24      	ldr	r3, [pc, #144]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	1c5a      	adds	r2, r3, #1
 8008fdc:	4922      	ldr	r1, [pc, #136]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fde:	600a      	str	r2, [r1, #0]
 8008fe0:	4922      	ldr	r1, [pc, #136]	@ (800906c <Protocol_Receive+0xec>)
 8008fe2:	7bfa      	ldrb	r2, [r7, #15]
 8008fe4:	54ca      	strb	r2, [r1, r3]
				// 检查是否到达帧尾
				if (byte == 0x7E && frame_pos >= 13)
 8008fe6:	7bfb      	ldrb	r3, [r7, #15]
 8008fe8:	2b7e      	cmp	r3, #126	@ 0x7e
 8008fea:	d12f      	bne.n	800904c <Protocol_Receive+0xcc>
 8008fec:	4b1e      	ldr	r3, [pc, #120]	@ (8009068 <Protocol_Receive+0xe8>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2b0c      	cmp	r3, #12
 8008ff2:	d92b      	bls.n	800904c <Protocol_Receive+0xcc>
				{
					// 收到完整帧！进行转义解码
					uint32_t decoded_len = decode_escape(decode_data, frame_buffer, frame_pos);
 8008ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8009068 <Protocol_Receive+0xe8>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	491c      	ldr	r1, [pc, #112]	@ (800906c <Protocol_Receive+0xec>)
 8008ffc:	481d      	ldr	r0, [pc, #116]	@ (8009074 <Protocol_Receive+0xf4>)
 8008ffe:	f7ff fd0e 	bl	8008a1e <decode_escape>
 8009002:	60b8      	str	r0, [r7, #8]
					
					// 逐字节解析协议
					for (uint32_t j = 0; j < decoded_len; j++)
 8009004:	2300      	movs	r3, #0
 8009006:	613b      	str	r3, [r7, #16]
 8009008:	e009      	b.n	800901e <Protocol_Receive+0x9e>
					{
						parse_byte(decode_data[j]);
 800900a:	4a1a      	ldr	r2, [pc, #104]	@ (8009074 <Protocol_Receive+0xf4>)
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	4413      	add	r3, r2
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	4618      	mov	r0, r3
 8009014:	f7ff fe26 	bl	8008c64 <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	3301      	adds	r3, #1
 800901c:	613b      	str	r3, [r7, #16]
 800901e:	693a      	ldr	r2, [r7, #16]
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	429a      	cmp	r2, r3
 8009024:	d3f1      	bcc.n	800900a <Protocol_Receive+0x8a>
					}
					
					// 重置帧状态，准备接收下一帧
					in_frame = 0;
 8009026:	4b0f      	ldr	r3, [pc, #60]	@ (8009064 <Protocol_Receive+0xe4>)
 8009028:	2200      	movs	r2, #0
 800902a:	701a      	strb	r2, [r3, #0]
					frame_pos = 0;
 800902c:	4b0e      	ldr	r3, [pc, #56]	@ (8009068 <Protocol_Receive+0xe8>)
 800902e:	2200      	movs	r2, #0
 8009030:	601a      	str	r2, [r3, #0]
 8009032:	e00b      	b.n	800904c <Protocol_Receive+0xcc>
				}
			}
			else
			{
				// 缓冲区溢出，重置状态
				SerialPutString((const uint8_t*)"Frame buffer overflow!\r\n");
 8009034:	4810      	ldr	r0, [pc, #64]	@ (8009078 <Protocol_Receive+0xf8>)
 8009036:	f7ff f993 	bl	8008360 <Serial_PutString>
				in_frame = 0;
 800903a:	4b0a      	ldr	r3, [pc, #40]	@ (8009064 <Protocol_Receive+0xe4>)
 800903c:	2200      	movs	r2, #0
 800903e:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8009040:	4b09      	ldr	r3, [pc, #36]	@ (8009068 <Protocol_Receive+0xe8>)
 8009042:	2200      	movs	r2, #0
 8009044:	601a      	str	r2, [r3, #0]
				return -1;
 8009046:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800904a:	e007      	b.n	800905c <Protocol_Receive+0xdc>
	for (uint32_t i = 0; i < len; i++)
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	3301      	adds	r3, #1
 8009050:	617b      	str	r3, [r7, #20]
 8009052:	697a      	ldr	r2, [r7, #20]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	429a      	cmp	r2, r3
 8009058:	d39a      	bcc.n	8008f90 <Protocol_Receive+0x10>
			}
		}
	}
	return 0;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3718      	adds	r7, #24
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	2000527c 	.word	0x2000527c
 8009068:	20005278 	.word	0x20005278
 800906c:	20002a78 	.word	0x20002a78
 8009070:	20000264 	.word	0x20000264
 8009074:	20000278 	.word	0x20000278
 8009078:	080099d4 	.word	0x080099d4

0800907c <send_protocol_frame>:
uint8_t raw_frame[21]; // 转义前的数据
uint8_t escaped_buf[40];// 预留足够空间用于转义后膨胀
//[0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
//[cmd (2,LSB)] [page_index (2,LSB)] [status (4,LSB)]
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b088      	sub	sp, #32
 8009080:	af00      	add	r7, sp, #0
 8009082:	60ba      	str	r2, [r7, #8]
 8009084:	607b      	str	r3, [r7, #4]
 8009086:	4603      	mov	r3, r0
 8009088:	73fb      	strb	r3, [r7, #15]
 800908a:	460b      	mov	r3, r1
 800908c:	73bb      	strb	r3, [r7, #14]
    // 帧体 = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	3303      	adds	r3, #3
 8009092:	61fb      	str	r3, [r7, #28]

    body[0] = 0x01;           // version
 8009094:	4b4b      	ldr	r3, [pc, #300]	@ (80091c4 <send_protocol_frame+0x148>)
 8009096:	2201      	movs	r2, #1
 8009098:	701a      	strb	r2, [r3, #0]
    body[1] = receiver;
 800909a:	4a4a      	ldr	r2, [pc, #296]	@ (80091c4 <send_protocol_frame+0x148>)
 800909c:	7bfb      	ldrb	r3, [r7, #15]
 800909e:	7053      	strb	r3, [r2, #1]
    body[2] = sender;
 80090a0:	4a48      	ldr	r2, [pc, #288]	@ (80091c4 <send_protocol_frame+0x148>)
 80090a2:	7bbb      	ldrb	r3, [r7, #14]
 80090a4:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	68b9      	ldr	r1, [r7, #8]
 80090aa:	4847      	ldr	r0, [pc, #284]	@ (80091c8 <send_protocol_frame+0x14c>)
 80090ac:	f000 fb14 	bl	80096d8 <memcpy>

    // 计算 CRC 输入: [body_len(小端4字节)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	b2da      	uxtb	r2, r3
 80090b4:	4b45      	ldr	r3, [pc, #276]	@ (80091cc <send_protocol_frame+0x150>)
 80090b6:	701a      	strb	r2, [r3, #0]
    crc_input_send[1] = (uint8_t)(body_len >> 8);
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	0a1b      	lsrs	r3, r3, #8
 80090bc:	b2da      	uxtb	r2, r3
 80090be:	4b43      	ldr	r3, [pc, #268]	@ (80091cc <send_protocol_frame+0x150>)
 80090c0:	705a      	strb	r2, [r3, #1]
    crc_input_send[2] = (uint8_t)(body_len >> 16);
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	4b40      	ldr	r3, [pc, #256]	@ (80091cc <send_protocol_frame+0x150>)
 80090ca:	709a      	strb	r2, [r3, #2]
    crc_input_send[3] = (uint8_t)(body_len >> 24);
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	0e1b      	lsrs	r3, r3, #24
 80090d0:	b2da      	uxtb	r2, r3
 80090d2:	4b3e      	ldr	r3, [pc, #248]	@ (80091cc <send_protocol_frame+0x150>)
 80090d4:	70da      	strb	r2, [r3, #3]
    memcpy(&crc_input_send[4], body, body_len);
 80090d6:	69fa      	ldr	r2, [r7, #28]
 80090d8:	493a      	ldr	r1, [pc, #232]	@ (80091c4 <send_protocol_frame+0x148>)
 80090da:	483d      	ldr	r0, [pc, #244]	@ (80091d0 <send_protocol_frame+0x154>)
 80090dc:	f000 fafc 	bl	80096d8 <memcpy>

    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	3304      	adds	r3, #4
 80090e4:	4619      	mov	r1, r3
 80090e6:	4839      	ldr	r0, [pc, #228]	@ (80091cc <send_protocol_frame+0x150>)
 80090e8:	f7ff fc88 	bl	80089fc <crc32_c>
 80090ec:	61b8      	str	r0, [r7, #24]

    // 构造未转义的原始帧
    int pos = 0;
 80090ee:	2300      	movs	r3, #0
 80090f0:	617b      	str	r3, [r7, #20]

    raw_frame[pos++] = 0x7E;  // start flag
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	1c5a      	adds	r2, r3, #1
 80090f6:	617a      	str	r2, [r7, #20]
 80090f8:	4a36      	ldr	r2, [pc, #216]	@ (80091d4 <send_protocol_frame+0x158>)
 80090fa:	217e      	movs	r1, #126	@ 0x7e
 80090fc:	54d1      	strb	r1, [r2, r3]

    // 写入 length (小端)
    raw_frame[pos++] = (uint8_t)(body_len >> 0);
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	1c5a      	adds	r2, r3, #1
 8009102:	617a      	str	r2, [r7, #20]
 8009104:	69fa      	ldr	r2, [r7, #28]
 8009106:	b2d1      	uxtb	r1, r2
 8009108:	4a32      	ldr	r2, [pc, #200]	@ (80091d4 <send_protocol_frame+0x158>)
 800910a:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	0a19      	lsrs	r1, r3, #8
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	1c5a      	adds	r2, r3, #1
 8009114:	617a      	str	r2, [r7, #20]
 8009116:	b2c9      	uxtb	r1, r1
 8009118:	4a2e      	ldr	r2, [pc, #184]	@ (80091d4 <send_protocol_frame+0x158>)
 800911a:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	0c19      	lsrs	r1, r3, #16
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	1c5a      	adds	r2, r3, #1
 8009124:	617a      	str	r2, [r7, #20]
 8009126:	b2c9      	uxtb	r1, r1
 8009128:	4a2a      	ldr	r2, [pc, #168]	@ (80091d4 <send_protocol_frame+0x158>)
 800912a:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 800912c:	69fb      	ldr	r3, [r7, #28]
 800912e:	0e19      	lsrs	r1, r3, #24
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	1c5a      	adds	r2, r3, #1
 8009134:	617a      	str	r2, [r7, #20]
 8009136:	b2c9      	uxtb	r1, r1
 8009138:	4a26      	ldr	r2, [pc, #152]	@ (80091d4 <send_protocol_frame+0x158>)
 800913a:	54d1      	strb	r1, [r2, r3]

    // 写入 body
    memcpy(&raw_frame[pos], body, body_len);
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	4a25      	ldr	r2, [pc, #148]	@ (80091d4 <send_protocol_frame+0x158>)
 8009140:	4413      	add	r3, r2
 8009142:	69fa      	ldr	r2, [r7, #28]
 8009144:	491f      	ldr	r1, [pc, #124]	@ (80091c4 <send_protocol_frame+0x148>)
 8009146:	4618      	mov	r0, r3
 8009148:	f000 fac6 	bl	80096d8 <memcpy>
    pos += body_len;
 800914c:	697a      	ldr	r2, [r7, #20]
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	4413      	add	r3, r2
 8009152:	617b      	str	r3, [r7, #20]

    // 写入 CRC (小端)
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	1c5a      	adds	r2, r3, #1
 8009158:	617a      	str	r2, [r7, #20]
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	b2d1      	uxtb	r1, r2
 800915e:	4a1d      	ldr	r2, [pc, #116]	@ (80091d4 <send_protocol_frame+0x158>)
 8009160:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	0a19      	lsrs	r1, r3, #8
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	1c5a      	adds	r2, r3, #1
 800916a:	617a      	str	r2, [r7, #20]
 800916c:	b2c9      	uxtb	r1, r1
 800916e:	4a19      	ldr	r2, [pc, #100]	@ (80091d4 <send_protocol_frame+0x158>)
 8009170:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	0c19      	lsrs	r1, r3, #16
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	1c5a      	adds	r2, r3, #1
 800917a:	617a      	str	r2, [r7, #20]
 800917c:	b2c9      	uxtb	r1, r1
 800917e:	4a15      	ldr	r2, [pc, #84]	@ (80091d4 <send_protocol_frame+0x158>)
 8009180:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	0e19      	lsrs	r1, r3, #24
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	617a      	str	r2, [r7, #20]
 800918c:	b2c9      	uxtb	r1, r1
 800918e:	4a11      	ldr	r2, [pc, #68]	@ (80091d4 <send_protocol_frame+0x158>)
 8009190:	54d1      	strb	r1, [r2, r3]

    raw_frame[pos++] = 0x7E;  // end flag
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	617a      	str	r2, [r7, #20]
 8009198:	4a0e      	ldr	r2, [pc, #56]	@ (80091d4 <send_protocol_frame+0x158>)
 800919a:	217e      	movs	r1, #126	@ 0x7e
 800919c:	54d1      	strb	r1, [r2, r3]

    // 转义编码
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	461a      	mov	r2, r3
 80091a2:	490c      	ldr	r1, [pc, #48]	@ (80091d4 <send_protocol_frame+0x158>)
 80091a4:	480c      	ldr	r0, [pc, #48]	@ (80091d8 <send_protocol_frame+0x15c>)
 80091a6:	f7ff fc9c 	bl	8008ae2 <encode_escape>
 80091aa:	6138      	str	r0, [r7, #16]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 80091ac:	693b      	ldr	r3, [r7, #16]
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80091b4:	4908      	ldr	r1, [pc, #32]	@ (80091d8 <send_protocol_frame+0x15c>)
 80091b6:	4809      	ldr	r0, [pc, #36]	@ (80091dc <send_protocol_frame+0x160>)
 80091b8:	f7fc fcc6 	bl	8005b48 <HAL_UART_Transmit>

}
 80091bc:	bf00      	nop
 80091be:	3720      	adds	r7, #32
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	20005290 	.word	0x20005290
 80091c8:	20005293 	.word	0x20005293
 80091cc:	200052a0 	.word	0x200052a0
 80091d0:	200052a4 	.word	0x200052a4
 80091d4:	200052ac 	.word	0x200052ac
 80091d8:	200052c4 	.word	0x200052c4
 80091dc:	2000004c 	.word	0x2000004c

080091e0 <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	881b      	ldrh	r3, [r3, #0]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <STMFLASH_Write_NoCheck>:
// 使用 static 确保在 BSS 段分配，且对齐
__attribute__((aligned(16))) static uint64_t qw_data_static[2];
static uint16_t temp_static[8];  // 临时缓冲区也使用静态存储

static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 80091f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091fc:	b0a0      	sub	sp, #128	@ 0x80
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6778      	str	r0, [r7, #116]	@ 0x74
 8009202:	6739      	str	r1, [r7, #112]	@ 0x70
 8009204:	4613      	mov	r3, r2
 8009206:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	// ⚠️ 安全检查：防止 NULL 指针访问和越界
	if (pBuffer == NULL || NumToWrite == 0) {
 800920a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 80ff 	beq.w	8009410 <STMFLASH_Write_NoCheck+0x218>
 8009212:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009216:	2b00      	cmp	r3, #0
 8009218:	f000 80fa 	beq.w	8009410 <STMFLASH_Write_NoCheck+0x218>
		return;
	}
	
	// ⚠️ 防止地址溢出（Flash 范围检查）
	if (WriteAddr < STM32_FLASH_BASE || 
 800921c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800921e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009222:	f0c0 80f7 	bcc.w	8009414 <STMFLASH_Write_NoCheck+0x21c>
 8009226:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009228:	4b7e      	ldr	r3, [pc, #504]	@ (8009424 <STMFLASH_Write_NoCheck+0x22c>)
 800922a:	429a      	cmp	r2, r3
 800922c:	f200 80f2 	bhi.w	8009414 <STMFLASH_Write_NoCheck+0x21c>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 8009230:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009234:	005b      	lsls	r3, r3, #1
 8009236:	461a      	mov	r2, r3
 8009238:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800923a:	441a      	add	r2, r3
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 800923c:	4b7a      	ldr	r3, [pc, #488]	@ (8009428 <STMFLASH_Write_NoCheck+0x230>)
 800923e:	429a      	cmp	r2, r3
 8009240:	f200 80e8 	bhi.w	8009414 <STMFLASH_Write_NoCheck+0x21c>
	// ⚠️ 关键修复：使用静态全局 qw_data_static 避免栈溢出
	// 不在栈上分配，防止访问 0x20008000 导致总线错误
	
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 8009244:	2300      	movs	r3, #0
 8009246:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 800924a:	e0d9      	b.n	8009400 <STMFLASH_Write_NoCheck+0x208>
	{
		// ⚠️ 使用静态 temp_static，避免在栈上重复分配
		// 初始化为 0xFFFF padding
		for(uint16_t k=0; k<8; k++) {
 800924c:	2300      	movs	r3, #0
 800924e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8009252:	e00b      	b.n	800926c <STMFLASH_Write_NoCheck+0x74>
			temp_static[k] = 0xFFFF;
 8009254:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8009258:	4a74      	ldr	r2, [pc, #464]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 800925a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800925e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t k=0; k<8; k++) {
 8009262:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8009266:	3301      	adds	r3, #1
 8009268:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 800926c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8009270:	2b07      	cmp	r3, #7
 8009272:	d9ef      	bls.n	8009254 <STMFLASH_Write_NoCheck+0x5c>
		}
		
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8009274:	2300      	movs	r3, #0
 8009276:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800927a:	e012      	b.n	80092a2 <STMFLASH_Write_NoCheck+0xaa>
			temp_static[j] = pBuffer[i+j];
 800927c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009280:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8009284:	4413      	add	r3, r2
 8009286:	005a      	lsls	r2, r3, #1
 8009288:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800928a:	4413      	add	r3, r2
 800928c:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8009290:	881b      	ldrh	r3, [r3, #0]
 8009292:	4a66      	ldr	r2, [pc, #408]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 8009294:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8009298:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800929c:	3301      	adds	r3, #1
 800929e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80092a2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80092a6:	2b07      	cmp	r3, #7
 80092a8:	d808      	bhi.n	80092bc <STMFLASH_Write_NoCheck+0xc4>
 80092aa:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 80092ae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80092b2:	441a      	add	r2, r3
 80092b4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80092b8:	429a      	cmp	r2, r3
 80092ba:	dbdf      	blt.n	800927c <STMFLASH_Write_NoCheck+0x84>
		}
		
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 80092bc:	4b5b      	ldr	r3, [pc, #364]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 80092be:	881b      	ldrh	r3, [r3, #0]
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	2200      	movs	r2, #0
 80092c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80092c6:	667a      	str	r2, [r7, #100]	@ 0x64
		                    ((uint64_t)temp_static[1] << 16) |
 80092c8:	4b58      	ldr	r3, [pc, #352]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 80092ca:	885b      	ldrh	r3, [r3, #2]
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	2200      	movs	r2, #0
 80092d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092d2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80092d4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80092d8:	460b      	mov	r3, r1
 80092da:	0c1b      	lsrs	r3, r3, #16
 80092dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80092de:	460b      	mov	r3, r1
 80092e0:	041b      	lsls	r3, r3, #16
 80092e2:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 80092e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092e6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80092ea:	4602      	mov	r2, r0
 80092ec:	4313      	orrs	r3, r2
 80092ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092f2:	460a      	mov	r2, r1
 80092f4:	4313      	orrs	r3, r2
 80092f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                    ((uint64_t)temp_static[2] << 32) |
 80092f8:	4b4c      	ldr	r3, [pc, #304]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 80092fa:	889b      	ldrh	r3, [r3, #4]
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	2200      	movs	r2, #0
 8009300:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009302:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009304:	f04f 0200 	mov.w	r2, #0
 8009308:	f04f 0300 	mov.w	r3, #0
 800930c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800930e:	000b      	movs	r3, r1
 8009310:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[1] << 16) |
 8009312:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009314:	4311      	orrs	r1, r2
 8009316:	6539      	str	r1, [r7, #80]	@ 0x50
 8009318:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800931a:	430b      	orrs	r3, r1
 800931c:	657b      	str	r3, [r7, #84]	@ 0x54
		                    ((uint64_t)temp_static[3] << 48);
 800931e:	4b43      	ldr	r3, [pc, #268]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 8009320:	88db      	ldrh	r3, [r3, #6]
 8009322:	b29b      	uxth	r3, r3
 8009324:	2200      	movs	r2, #0
 8009326:	633b      	str	r3, [r7, #48]	@ 0x30
 8009328:	637a      	str	r2, [r7, #52]	@ 0x34
 800932a:	f04f 0200 	mov.w	r2, #0
 800932e:	f04f 0300 	mov.w	r3, #0
 8009332:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009334:	040b      	lsls	r3, r1, #16
 8009336:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[2] << 32) |
 8009338:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800933a:	4311      	orrs	r1, r2
 800933c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800933e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009340:	430b      	orrs	r3, r1
 8009342:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 8009344:	4b3a      	ldr	r3, [pc, #232]	@ (8009430 <STMFLASH_Write_NoCheck+0x238>)
 8009346:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800934a:	e9c3 1200 	strd	r1, r2, [r3]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 800934e:	4b37      	ldr	r3, [pc, #220]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 8009350:	891b      	ldrh	r3, [r3, #8]
 8009352:	b29b      	uxth	r3, r3
 8009354:	2200      	movs	r2, #0
 8009356:	623b      	str	r3, [r7, #32]
 8009358:	627a      	str	r2, [r7, #36]	@ 0x24
		                    ((uint64_t)temp_static[5] << 16) |
 800935a:	4b34      	ldr	r3, [pc, #208]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 800935c:	895b      	ldrh	r3, [r3, #10]
 800935e:	b29b      	uxth	r3, r3
 8009360:	2200      	movs	r2, #0
 8009362:	61bb      	str	r3, [r7, #24]
 8009364:	61fa      	str	r2, [r7, #28]
 8009366:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800936a:	460b      	mov	r3, r1
 800936c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009370:	460b      	mov	r3, r1
 8009372:	ea4f 4a03 	mov.w	sl, r3, lsl #16
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8009376:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800937a:	460b      	mov	r3, r1
 800937c:	ea43 080a 	orr.w	r8, r3, sl
 8009380:	4613      	mov	r3, r2
 8009382:	ea43 090b 	orr.w	r9, r3, fp
		                    ((uint64_t)temp_static[6] << 32) |
 8009386:	4b29      	ldr	r3, [pc, #164]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 8009388:	899b      	ldrh	r3, [r3, #12]
 800938a:	b29b      	uxth	r3, r3
 800938c:	2200      	movs	r2, #0
 800938e:	613b      	str	r3, [r7, #16]
 8009390:	617a      	str	r2, [r7, #20]
 8009392:	f04f 0200 	mov.w	r2, #0
 8009396:	f04f 0300 	mov.w	r3, #0
 800939a:	6939      	ldr	r1, [r7, #16]
 800939c:	000b      	movs	r3, r1
 800939e:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[5] << 16) |
 80093a0:	ea48 0402 	orr.w	r4, r8, r2
 80093a4:	ea49 0503 	orr.w	r5, r9, r3
		                    ((uint64_t)temp_static[7] << 48);
 80093a8:	4b20      	ldr	r3, [pc, #128]	@ (800942c <STMFLASH_Write_NoCheck+0x234>)
 80093aa:	89db      	ldrh	r3, [r3, #14]
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	2200      	movs	r2, #0
 80093b0:	60bb      	str	r3, [r7, #8]
 80093b2:	60fa      	str	r2, [r7, #12]
 80093b4:	f04f 0200 	mov.w	r2, #0
 80093b8:	f04f 0300 	mov.w	r3, #0
 80093bc:	68b9      	ldr	r1, [r7, #8]
 80093be:	040b      	lsls	r3, r1, #16
 80093c0:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[6] << 32) |
 80093c2:	ea44 0102 	orr.w	r1, r4, r2
 80093c6:	6039      	str	r1, [r7, #0]
 80093c8:	432b      	orrs	r3, r5
 80093ca:	607b      	str	r3, [r7, #4]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 80093cc:	4b18      	ldr	r3, [pc, #96]	@ (8009430 <STMFLASH_Write_NoCheck+0x238>)
 80093ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80093d2:	e9c3 1202 	strd	r1, r2, [r3, #8]

		// ⚠️ 关键修复：使用静态变量地址，避免栈溢出导致的非法地址访问
		// 之前栈上的 qw_data 地址可能是 0x20008000（超出 RAM 范围）
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80093d6:	4b16      	ldr	r3, [pc, #88]	@ (8009430 <STMFLASH_Write_NoCheck+0x238>)
 80093d8:	461a      	mov	r2, r3
 80093da:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80093dc:	2002      	movs	r0, #2
 80093de:	f7f8 fef9 	bl	80021d4 <HAL_FLASH_Program>
 80093e2:	4603      	mov	r3, r0
 80093e4:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 80093e8:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d113      	bne.n	8009418 <STMFLASH_Write_NoCheck+0x220>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
 80093f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093f2:	3310      	adds	r3, #16
 80093f4:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 80093f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80093fa:	3308      	adds	r3, #8
 80093fc:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009400:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009404:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009408:	429a      	cmp	r2, r3
 800940a:	f4ff af1f 	bcc.w	800924c <STMFLASH_Write_NoCheck+0x54>
 800940e:	e004      	b.n	800941a <STMFLASH_Write_NoCheck+0x222>
		return;
 8009410:	bf00      	nop
 8009412:	e002      	b.n	800941a <STMFLASH_Write_NoCheck+0x222>
		return;  // 地址越界，拒绝写入
 8009414:	bf00      	nop
 8009416:	e000      	b.n	800941a <STMFLASH_Write_NoCheck+0x222>
		            return;
 8009418:	bf00      	nop
	}
} 
 800941a:	3780      	adds	r7, #128	@ 0x80
 800941c:	46bd      	mov	sp, r7
 800941e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009422:	bf00      	nop
 8009424:	0801ffff 	.word	0x0801ffff
 8009428:	08020000 	.word	0x08020000
 800942c:	20005300 	.word	0x20005300
 8009430:	200052f0 	.word	0x200052f0

08009434 <STMFLASH_Write>:
  * 
  * @warning Interrupts are disabled during Flash operations to prevent conflicts.
  * @warning Function returns silently on error (NULL pointer, address out of range, misalignment).
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b08e      	sub	sp, #56	@ 0x38
 8009438:	af00      	add	r7, sp, #0
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	4613      	mov	r3, r2
 8009440:	80fb      	strh	r3, [r7, #6]
	// 安全检查：防止 NULL 指针和无效参数
	if (pBuffer == NULL || NumToWrite == 0) {
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	2b00      	cmp	r3, #0
 8009446:	f000 80eb 	beq.w	8009620 <STMFLASH_Write+0x1ec>
 800944a:	88fb      	ldrh	r3, [r7, #6]
 800944c:	2b00      	cmp	r3, #0
 800944e:	f000 80e7 	beq.w	8009620 <STMFLASH_Write+0x1ec>
		return;
	}
	
	// ⚠️ Address alignment check: STM32H5 Flash programming requires 16-byte alignment
	if ((WriteAddr & 0x0F) != 0) {
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f003 030f 	and.w	r3, r3, #15
 8009458:	2b00      	cmp	r3, #0
 800945a:	f040 80e3 	bne.w	8009624 <STMFLASH_Write+0x1f0>
	}
	
	uint32_t secpos;	   // Sector index/position in Flash
	uint16_t secoff;	   // Offset within sector (in halfwords)
	uint16_t secremain;    // Remaining space in current sector (in halfwords)	   
 	uint16_t i = 0;        // Loop counter (must initialize to 0)
 800945e:	2300      	movs	r3, #0
 8009460:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint32_t offaddr;      // Offset address (relative to Flash base)
	
	// Validate address is within valid Flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009468:	f0c0 80de 	bcc.w	8009628 <STMFLASH_Write+0x1f4>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	4a70      	ldr	r2, [pc, #448]	@ (8009630 <STMFLASH_Write+0x1fc>)
 8009470:	4293      	cmp	r3, r2
 8009472:	f200 80d9 	bhi.w	8009628 <STMFLASH_Write+0x1f4>
  __ASM volatile ("cpsid i" : : : "memory");
 8009476:	b672      	cpsid	i
}
 8009478:	bf00      	nop
	
	__disable_irq();  // Disable interrupts during Flash operation
	HAL_FLASH_Unlock();  // Unlock Flash for writing
 800947a:	f7f8 fee9 	bl	8002250 <HAL_FLASH_Unlock>
	
	offaddr=WriteAddr-STM32_FLASH_BASE;		// Calculate offset from Flash base
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8009484:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			// Calculate sector index (0~15 for STM32H503 with 8KB sectors)
 8009486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009488:	0b5b      	lsrs	r3, r3, #13
 800948a:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		// Calculate offset within sector (in halfwords, 2 bytes each)
 800948c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009492:	085b      	lsrs	r3, r3, #1
 8009494:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		// Calculate remaining space in current sector (in halfwords)
 8009496:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009498:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800949c:	863b      	strh	r3, [r7, #48]	@ 0x30
	
	if(NumToWrite<=secremain)secremain=NumToWrite;  // Data fits within current sector
 800949e:	88fa      	ldrh	r2, [r7, #6]
 80094a0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d801      	bhi.n	80094aa <STMFLASH_Write+0x76>
 80094a6:	88fb      	ldrh	r3, [r7, #6]
 80094a8:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		// Read entire sector into buffer for read-modify-write operation
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80094aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ac:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80094b0:	035b      	lsls	r3, r3, #13
 80094b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80094b6:	495f      	ldr	r1, [pc, #380]	@ (8009634 <STMFLASH_Write+0x200>)
 80094b8:	4618      	mov	r0, r3
 80094ba:	f000 f8bf 	bl	800963c <STMFLASH_Read>
		
		// Check if sector needs erasing (any non-0xFFFF byte means erase required)
		for(i=0;i<secremain;i++)
 80094be:	2300      	movs	r3, #0
 80094c0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80094c2:	e00c      	b.n	80094de <STMFLASH_Write+0xaa>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80094c4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80094c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80094c8:	4413      	add	r3, r2
 80094ca:	4a5a      	ldr	r2, [pc, #360]	@ (8009634 <STMFLASH_Write+0x200>)
 80094cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d107      	bne.n	80094e8 <STMFLASH_Write+0xb4>
		for(i=0;i<secremain;i++)
 80094d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80094da:	3301      	adds	r3, #1
 80094dc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80094de:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80094e0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d3ee      	bcc.n	80094c4 <STMFLASH_Write+0x90>
 80094e6:	e000      	b.n	80094ea <STMFLASH_Write+0xb6>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80094e8:	bf00      	nop
		}
		
		 if(i<secremain)  // Erase is needed
 80094ea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80094ec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d268      	bcs.n	80095c4 <STMFLASH_Write+0x190>
		 {
			// Configure sector erase parameters
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 80094f2:	2300      	movs	r3, #0
 80094f4:	613b      	str	r3, [r7, #16]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80094f6:	2304      	movs	r3, #4
 80094f8:	617b      	str	r3, [r7, #20]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 80094fa:	2301      	movs	r3, #1
 80094fc:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector    = secpos;   // Sector to erase (8KB sectors for STM32H503)
 80094fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009500:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8009502:	2301      	movs	r3, #1
 8009504:	623b      	str	r3, [r7, #32]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8009506:	4b4c      	ldr	r3, [pc, #304]	@ (8009638 <STMFLASH_Write+0x204>)
 8009508:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800950c:	4a4a      	ldr	r2, [pc, #296]	@ (8009638 <STMFLASH_Write+0x204>)
 800950e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009512:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 8009516:	4b48      	ldr	r3, [pc, #288]	@ (8009638 <STMFLASH_Write+0x204>)
 8009518:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800951c:	4a46      	ldr	r2, [pc, #280]	@ (8009638 <STMFLASH_Write+0x204>)
 800951e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009522:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8009526:	4b44      	ldr	r3, [pc, #272]	@ (8009638 <STMFLASH_Write+0x204>)
 8009528:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 800952c:	631a      	str	r2, [r3, #48]	@ 0x30
//			 // ⚠️ Note: interrupts already disabled at function entry
//			    __disable_irq();

			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800952e:	f107 0210 	add.w	r2, r7, #16
 8009532:	f107 0314 	add.w	r3, r7, #20
 8009536:	4611      	mov	r1, r2
 8009538:	4618      	mov	r0, r3
 800953a:	f7f8 ff6f 	bl	800241c <HAL_FLASHEx_Erase>
 800953e:	4603      	mov	r3, r0
 8009540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

//			    __enable_irq();

			    if (erase_status != HAL_OK) {
 8009544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009548:	2b00      	cmp	r3, #0
 800954a:	d003      	beq.n	8009554 <STMFLASH_Write+0x120>
			        HAL_FLASH_Lock();
 800954c:	f7f8 fea6 	bl	800229c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8009550:	b662      	cpsie	i
}
 8009552:	e06a      	b.n	800962a <STMFLASH_Write+0x1f6>
			        return;
			    }
			
			// After erase, fill buffer with 0xFFFF (erased state)
			// Note: memset fills bytes, so we must loop to fill halfwords correctly
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8009554:	2300      	movs	r3, #0
 8009556:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009558:	e008      	b.n	800956c <STMFLASH_Write+0x138>
				STMFLASH_BUF[i] = 0xFFFF;
 800955a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800955c:	4a35      	ldr	r2, [pc, #212]	@ (8009634 <STMFLASH_Write+0x200>)
 800955e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009562:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8009566:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009568:	3301      	adds	r3, #1
 800956a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800956c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800956e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009572:	d3f2      	bcc.n	800955a <STMFLASH_Write+0x126>
			}
			
			// Merge new data into buffer (read-modify-write)
			for(i=0;i<secremain;i++)
 8009574:	2300      	movs	r3, #0
 8009576:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009578:	e013      	b.n	80095a2 <STMFLASH_Write+0x16e>
			{
				// Prevent buffer overflow
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 800957a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800957c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800957e:	4413      	add	r3, r2
 8009580:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009584:	da12      	bge.n	80095ac <STMFLASH_Write+0x178>
					break;  // Stop if exceeding buffer bounds
				}
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 8009586:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009588:	005b      	lsls	r3, r3, #1
 800958a:	68ba      	ldr	r2, [r7, #8]
 800958c:	441a      	add	r2, r3
 800958e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8009590:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009592:	440b      	add	r3, r1
 8009594:	8811      	ldrh	r1, [r2, #0]
 8009596:	4a27      	ldr	r2, [pc, #156]	@ (8009634 <STMFLASH_Write+0x200>)
 8009598:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)
 800959c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800959e:	3301      	adds	r3, #1
 80095a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80095a2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80095a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d3e7      	bcc.n	800957a <STMFLASH_Write+0x146>
 80095aa:	e000      	b.n	80095ae <STMFLASH_Write+0x17a>
					break;  // Stop if exceeding buffer bounds
 80095ac:	bf00      	nop
			}
			
			// Write entire sector back to Flash
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80095ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80095b4:	035b      	lsls	r3, r3, #13
 80095b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80095ba:	491e      	ldr	r1, [pc, #120]	@ (8009634 <STMFLASH_Write+0x200>)
 80095bc:	4618      	mov	r0, r3
 80095be:	f7ff fe1b 	bl	80091f8 <STMFLASH_Write_NoCheck>
 80095c2:	e005      	b.n	80095d0 <STMFLASH_Write+0x19c>

		 }else {
		 	// Sector already erased, write directly without erase operation
		 	STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);
 80095c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095c6:	461a      	mov	r2, r3
 80095c8:	68b9      	ldr	r1, [r7, #8]
 80095ca:	68f8      	ldr	r0, [r7, #12]
 80095cc:	f7ff fe14 	bl	80091f8 <STMFLASH_Write_NoCheck>

		 }
		
		if(NumToWrite==secremain)break;  // All data written, exit loop
 80095d0:	88fa      	ldrh	r2, [r7, #6]
 80095d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d01e      	beq.n	8009616 <STMFLASH_Write+0x1e2>
		else  // More data to write, continue to next sector
		{
			secpos++;				// Move to next sector		
 80095d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095da:	3301      	adds	r3, #1
 80095dc:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				// Reset offset to beginning of sector	 
 80095de:	2300      	movs	r3, #0
 80095e0:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	// Advance source buffer pointer
 80095e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095e4:	005b      	lsls	r3, r3, #1
 80095e6:	68ba      	ldr	r2, [r7, #8]
 80095e8:	4413      	add	r3, r2
 80095ea:	60bb      	str	r3, [r7, #8]
		WriteAddr+=secremain*2;	// Advance write address (secremain is in halfwords, multiply by 2 for bytes)	   
 80095ec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	461a      	mov	r2, r3
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	4413      	add	r3, r2
 80095f6:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	// Decrease remaining count
 80095f8:	88fa      	ldrh	r2, [r7, #6]
 80095fa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	80fb      	strh	r3, [r7, #6]
		   	
		   	// Calculate how much to write in next iteration
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8009600:	88fb      	ldrh	r3, [r7, #6]
 8009602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009606:	d903      	bls.n	8009610 <STMFLASH_Write+0x1dc>
 8009608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800960c:	863b      	strh	r3, [r7, #48]	@ 0x30
 800960e:	e74c      	b.n	80094aa <STMFLASH_Write+0x76>
			else secremain=NumToWrite;  // Last partial sector
 8009610:	88fb      	ldrh	r3, [r7, #6]
 8009612:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8009614:	e749      	b.n	80094aa <STMFLASH_Write+0x76>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 8009616:	bf00      	nop
		}	 
	};	
	
	HAL_FLASH_Lock();  // Lock Flash after operation
 8009618:	f7f8 fe40 	bl	800229c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 800961c:	b662      	cpsie	i
}
 800961e:	e004      	b.n	800962a <STMFLASH_Write+0x1f6>
		return;
 8009620:	bf00      	nop
 8009622:	e002      	b.n	800962a <STMFLASH_Write+0x1f6>
		return;
 8009624:	bf00      	nop
 8009626:	e000      	b.n	800962a <STMFLASH_Write+0x1f6>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8009628:	bf00      	nop
	__enable_irq();    // Re-enable interrupts
}
 800962a:	3738      	adds	r7, #56	@ 0x38
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}
 8009630:	0801ffff 	.word	0x0801ffff
 8009634:	20005310 	.word	0x20005310
 8009638:	40022000 	.word	0x40022000

0800963c <STMFLASH_Read>:
  * 
  * @warning No boundary checking is performed. Ensure ReadAddr and buffer size are valid.
  * @note   This is a simple memory-mapped read operation, safe to call anytime.
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 800963c:	b590      	push	{r4, r7, lr}
 800963e:	b087      	sub	sp, #28
 8009640:	af00      	add	r7, sp, #0
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	4613      	mov	r3, r2
 8009648:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 800964a:	2300      	movs	r3, #0
 800964c:	82fb      	strh	r3, [r7, #22]
 800964e:	e00e      	b.n	800966e <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);// Read 2 bytes (1 halfword)
 8009650:	8afb      	ldrh	r3, [r7, #22]
 8009652:	005b      	lsls	r3, r3, #1
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	18d4      	adds	r4, r2, r3
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f7ff fdc1 	bl	80091e0 <STMFLASH_ReadHalfWord>
 800965e:	4603      	mov	r3, r0
 8009660:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;// Advance address by 2 bytes	
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	3302      	adds	r3, #2
 8009666:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8009668:	8afb      	ldrh	r3, [r7, #22]
 800966a:	3301      	adds	r3, #1
 800966c:	82fb      	strh	r3, [r7, #22]
 800966e:	8afa      	ldrh	r2, [r7, #22]
 8009670:	88fb      	ldrh	r3, [r7, #6]
 8009672:	429a      	cmp	r2, r3
 8009674:	d3ec      	bcc.n	8009650 <STMFLASH_Read+0x14>
	}
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	371c      	adds	r7, #28
 800967c:	46bd      	mov	sp, r7
 800967e:	bd90      	pop	{r4, r7, pc}

08009680 <memset>:
 8009680:	4402      	add	r2, r0
 8009682:	4603      	mov	r3, r0
 8009684:	4293      	cmp	r3, r2
 8009686:	d100      	bne.n	800968a <memset+0xa>
 8009688:	4770      	bx	lr
 800968a:	f803 1b01 	strb.w	r1, [r3], #1
 800968e:	e7f9      	b.n	8009684 <memset+0x4>

08009690 <__libc_init_array>:
 8009690:	b570      	push	{r4, r5, r6, lr}
 8009692:	4d0d      	ldr	r5, [pc, #52]	@ (80096c8 <__libc_init_array+0x38>)
 8009694:	2600      	movs	r6, #0
 8009696:	4c0d      	ldr	r4, [pc, #52]	@ (80096cc <__libc_init_array+0x3c>)
 8009698:	1b64      	subs	r4, r4, r5
 800969a:	10a4      	asrs	r4, r4, #2
 800969c:	42a6      	cmp	r6, r4
 800969e:	d109      	bne.n	80096b4 <__libc_init_array+0x24>
 80096a0:	4d0b      	ldr	r5, [pc, #44]	@ (80096d0 <__libc_init_array+0x40>)
 80096a2:	2600      	movs	r6, #0
 80096a4:	4c0b      	ldr	r4, [pc, #44]	@ (80096d4 <__libc_init_array+0x44>)
 80096a6:	f000 f825 	bl	80096f4 <_init>
 80096aa:	1b64      	subs	r4, r4, r5
 80096ac:	10a4      	asrs	r4, r4, #2
 80096ae:	42a6      	cmp	r6, r4
 80096b0:	d105      	bne.n	80096be <__libc_init_array+0x2e>
 80096b2:	bd70      	pop	{r4, r5, r6, pc}
 80096b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80096b8:	3601      	adds	r6, #1
 80096ba:	4798      	blx	r3
 80096bc:	e7ee      	b.n	800969c <__libc_init_array+0xc>
 80096be:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c2:	3601      	adds	r6, #1
 80096c4:	4798      	blx	r3
 80096c6:	e7f2      	b.n	80096ae <__libc_init_array+0x1e>
 80096c8:	08009e38 	.word	0x08009e38
 80096cc:	08009e38 	.word	0x08009e38
 80096d0:	08009e38 	.word	0x08009e38
 80096d4:	08009e3c 	.word	0x08009e3c

080096d8 <memcpy>:
 80096d8:	440a      	add	r2, r1
 80096da:	1e43      	subs	r3, r0, #1
 80096dc:	4291      	cmp	r1, r2
 80096de:	d100      	bne.n	80096e2 <memcpy+0xa>
 80096e0:	4770      	bx	lr
 80096e2:	b510      	push	{r4, lr}
 80096e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096e8:	4291      	cmp	r1, r2
 80096ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096ee:	d1f9      	bne.n	80096e4 <memcpy+0xc>
 80096f0:	bd10      	pop	{r4, pc}
	...

080096f4 <_init>:
 80096f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f6:	bf00      	nop
 80096f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096fa:	bc08      	pop	{r3}
 80096fc:	469e      	mov	lr, r3
 80096fe:	4770      	bx	lr

08009700 <_fini>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	bf00      	nop
 8009704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009706:	bc08      	pop	{r3}
 8009708:	469e      	mov	lr, r3
 800970a:	4770      	bx	lr
