//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31442593
// Cuda compilation tools, release 11.7, V11.7.99
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_61
.address_size 64

	// .globl	add

.visible .entry add(
	.param .u64 add_param_0,
	.param .u64 add_param_1,
	.param .u64 add_param_2,
	.param .u64 add_param_3,
	.param .u64 add_param_4
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd4, [add_param_0];
	ld.param.u64 	%rd8, [add_param_1];
	ld.param.u64 	%rd5, [add_param_2];
	ld.param.u64 	%rd6, [add_param_3];
	ld.param.u64 	%rd7, [add_param_4];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	cvt.u64.u32 	%rd1, %r6;
	setp.ge.u64 	%p1, %rd1, %rd8;
	@%p1 bra 	$L__BB0_9;

	setp.lt.u64 	%p2, %rd1, %rd6;
	@%p2 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	cvta.to.global.u64 	%rd9, %rd4;
	shl.b64 	%rd10, %rd1, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f10, [%rd11];
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd5;
	mov.f32 	%f12, 0f3F800000;
	mov.u32 	%r9, 2;
	mov.pred 	%p4, 0;
	bra.uni 	$L__BB0_4;

$L__BB0_7:
	mul.rn.f32 	%f10, %f10, %f10;

$L__BB0_4:
	and.b32  	%r8, %r9, 1;
	setp.eq.b32 	%p3, %r8, 1;
	xor.pred  	%p5, %p3, %p4;
	not.pred 	%p6, %p5;
	@%p6 bra 	$L__BB0_6;

	mul.rn.f32 	%f12, %f12, %f10;

$L__BB0_6:
	shr.u32 	%r9, %r9, 1;
	setp.eq.s32 	%p7, %r9, 0;
	@%p7 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;

$L__BB0_8:
	add.s64 	%rd13, %rd2, %rd10;
	add.s64 	%rd14, %rd3, %rd10;
	ld.global.nc.f32 	%f8, [%rd14];
	add.f32 	%f9, %f12, %f8;
	st.global.f32 	[%rd13], %f9;

$L__BB0_9:
	ret;

$L__BB0_2:
	trap;

}

