$date
	Wed Jun 03 07:45:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 # c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20000
1!
1&
1$
#40000
0!
1"
0&
1(
1%
#60000
1!
1#
#80000
0!
1'
1"
1&
0(
0%
#100000
1!
0'
0&
1(
1%
#140000
