# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_8.srcs/sources_1/new/ornek_signed.vhd"
