--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml fifo_design.twx fifo_design.ncd -o fifo_design.twr
fifo_design.pcf -ucf fifo_design.ucf

Design file:              fifo_design.ncd
Physical constraint file: fifo_design.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point count_rd_6 (SLICE_X2Y9.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_0 (FF)
  Destination:          count_rd_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_0 to count_rd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.AQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_0
    SLICE_X2Y8.A5        net (fanout=21)       0.374   count_rd<0>
    SLICE_X2Y8.COUT      Topcya                0.395   count_rd<3>
                                                       Mcount_count_rd_lut<0>_INV_0
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_6
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (1.144ns logic, 0.377ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_3 (FF)
  Destination:          count_rd_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_3 to count_rd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.DQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_3
    SLICE_X2Y8.D5        net (fanout=20)       0.421   count_rd<3>
    SLICE_X2Y8.COUT      Topcyd                0.260   count_rd<3>
                                                       count_rd<3>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_6
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (1.009ns logic, 0.424ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_1 (FF)
  Destination:          count_rd_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_1 to count_rd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.BQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_1
    SLICE_X2Y8.B5        net (fanout=20)       0.228   count_rd<1>
    SLICE_X2Y8.COUT      Topcyb                0.375   count_rd<3>
                                                       count_rd<1>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_6
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (1.124ns logic, 0.231ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point count_rd_7 (SLICE_X2Y9.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_0 (FF)
  Destination:          count_rd_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_0 to count_rd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.AQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_0
    SLICE_X2Y8.A5        net (fanout=21)       0.374   count_rd<0>
    SLICE_X2Y8.COUT      Topcya                0.395   count_rd<3>
                                                       Mcount_count_rd_lut<0>_INV_0
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_7
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (1.144ns logic, 0.377ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_3 (FF)
  Destination:          count_rd_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_3 to count_rd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.DQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_3
    SLICE_X2Y8.D5        net (fanout=20)       0.421   count_rd<3>
    SLICE_X2Y8.COUT      Topcyd                0.260   count_rd<3>
                                                       count_rd<3>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_7
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (1.009ns logic, 0.424ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_1 (FF)
  Destination:          count_rd_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_1 to count_rd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.BQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_1
    SLICE_X2Y8.B5        net (fanout=20)       0.228   count_rd<1>
    SLICE_X2Y8.COUT      Topcyb                0.375   count_rd<3>
                                                       count_rd<1>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.341   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_7
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (1.124ns logic, 0.231ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point count_rd_5 (SLICE_X2Y9.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_0 (FF)
  Destination:          count_rd_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_0 to count_rd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.AQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_0
    SLICE_X2Y8.A5        net (fanout=21)       0.374   count_rd<0>
    SLICE_X2Y8.COUT      Topcya                0.395   count_rd<3>
                                                       Mcount_count_rd_lut<0>_INV_0
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.329   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_5
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (1.132ns logic, 0.377ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_3 (FF)
  Destination:          count_rd_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_3 to count_rd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.DQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_3
    SLICE_X2Y8.D5        net (fanout=20)       0.421   count_rd<3>
    SLICE_X2Y8.COUT      Topcyd                0.260   count_rd<3>
                                                       count_rd<3>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.329   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_5
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.997ns logic, 0.424ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_rd_1 (FF)
  Destination:          count_rd_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_rd_1 to count_rd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.BQ        Tcko                  0.408   count_rd<3>
                                                       count_rd_1
    SLICE_X2Y8.B5        net (fanout=20)       0.228   count_rd<1>
    SLICE_X2Y8.COUT      Topcyb                0.375   count_rd<3>
                                                       count_rd<1>_rt
                                                       Mcount_count_rd_cy<3>
    SLICE_X2Y9.CIN       net (fanout=1)        0.003   Mcount_count_rd_cy<3>
    SLICE_X2Y9.CLK       Tcinck                0.329   count_rd<7>
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_5
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (1.112ns logic, 0.231ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_rd_7 (SLICE_X2Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_rd_7 (FF)
  Destination:          count_rd_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rd_clk_BUFGP rising at 5.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_rd_7 to count_rd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.DQ        Tcko                  0.200   count_rd<7>
                                                       count_rd_7
    SLICE_X2Y9.D6        net (fanout=6)        0.026   count_rd<7>
    SLICE_X2Y9.CLK       Tah         (-Th)    -0.237   count_rd<7>
                                                       count_rd<7>_rt
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_7
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point count_rd_1 (SLICE_X2Y8.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_rd_1 (FF)
  Destination:          count_rd_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rd_clk_BUFGP rising at 5.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_rd_1 to count_rd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.BQ        Tcko                  0.200   count_rd<3>
                                                       count_rd_1
    SLICE_X2Y8.B5        net (fanout=20)       0.106   count_rd<1>
    SLICE_X2Y8.CLK       Tah         (-Th)    -0.234   count_rd<3>
                                                       count_rd<1>_rt
                                                       Mcount_count_rd_cy<3>
                                                       count_rd_1
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.434ns logic, 0.106ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Paths for end point count_rd_5 (SLICE_X2Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_rd_5 (FF)
  Destination:          count_rd_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rd_clk_BUFGP rising at 5.000ns
  Destination Clock:    rd_clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_rd_5 to count_rd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.BQ        Tcko                  0.200   count_rd<7>
                                                       count_rd_5
    SLICE_X2Y9.B5        net (fanout=20)       0.113   count_rd<5>
    SLICE_X2Y9.CLK       Tah         (-Th)    -0.234   count_rd<7>
                                                       count_rd<5>_rt
                                                       Mcount_count_rd_xor<7>
                                                       count_rd_5
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.434ns logic, 0.113ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rd_clk_BUFGP/BUFG/I0
  Logical resource: rd_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: rd_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_rd<3>/CLK
  Logical resource: count_rd_0/CK
  Location pin: SLICE_X2Y8.CLK
  Clock network: rd_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: count_rd<3>/SR
  Logical resource: count_rd_0/SR
  Location pin: SLICE_X2Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.260ns.
--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem62/DP (SLICE_X0Y8.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_2 (FF)
  Destination:          Mram_fifo_mem62/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.275 - 0.291)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_2 to Mram_fifo_mem62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.CQ        Tcko                  0.408   count_wr<3>
                                                       count_wr_2
    SLICE_X3Y5.D5        net (fanout=12)       0.945   count_wr<2>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.230ns logic, 1.979ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_4 (FF)
  Destination:          Mram_fifo_mem62/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_4 to Mram_fifo_mem62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_4
    SLICE_X3Y5.D6        net (fanout=12)       0.866   count_wr<4>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.230ns logic, 1.900ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_6 (FF)
  Destination:          Mram_fifo_mem62/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_6 to Mram_fifo_mem62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_6
    SLICE_X3Y6.D6        net (fanout=6)        0.303   count_wr<6>
    SLICE_X3Y6.D         Tilo                  0.259   N40
                                                       push_full_AND_1_o1_SW0
    SLICE_X3Y6.C4        net (fanout=1)        0.735   N40
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.230ns logic, 1.730ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem61/DP (SLICE_X0Y8.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_2 (FF)
  Destination:          Mram_fifo_mem61/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.275 - 0.291)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_2 to Mram_fifo_mem61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.CQ        Tcko                  0.408   count_wr<3>
                                                       count_wr_2
    SLICE_X3Y5.D5        net (fanout=12)       0.945   count_wr<2>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem61/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.230ns logic, 1.979ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_4 (FF)
  Destination:          Mram_fifo_mem61/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_4 to Mram_fifo_mem61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_4
    SLICE_X3Y5.D6        net (fanout=12)       0.866   count_wr<4>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem61/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.230ns logic, 1.900ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_6 (FF)
  Destination:          Mram_fifo_mem61/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_6 to Mram_fifo_mem61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_6
    SLICE_X3Y6.D6        net (fanout=6)        0.303   count_wr<6>
    SLICE_X3Y6.D         Tilo                  0.259   N40
                                                       push_full_AND_1_o1_SW0
    SLICE_X3Y6.C4        net (fanout=1)        0.735   N40
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.230ns logic, 1.730ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem62/SP (SLICE_X0Y8.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_2 (FF)
  Destination:          Mram_fifo_mem62/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.275 - 0.291)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_2 to Mram_fifo_mem62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.CQ        Tcko                  0.408   count_wr<3>
                                                       count_wr_2
    SLICE_X3Y5.D5        net (fanout=12)       0.945   count_wr<2>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.230ns logic, 1.979ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_4 (FF)
  Destination:          Mram_fifo_mem62/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_4 to Mram_fifo_mem62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_4
    SLICE_X3Y5.D6        net (fanout=12)       0.866   count_wr<4>
    SLICE_X3Y5.D         Tilo                  0.259   fifo_full81
                                                       fifo_full82
    SLICE_X3Y6.C5        net (fanout=4)        0.342   fifo_full81
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.230ns logic, 1.900ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_wr_6 (FF)
  Destination:          Mram_fifo_mem62/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.275 - 0.289)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_wr_6 to Mram_fifo_mem62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.408   count_wr<7>
                                                       count_wr_6
    SLICE_X3Y6.D6        net (fanout=6)        0.303   count_wr<6>
    SLICE_X3Y6.D         Tilo                  0.259   N40
                                                       push_full_AND_1_o1_SW0
    SLICE_X3Y6.C4        net (fanout=1)        0.735   N40
    SLICE_X3Y6.C         Tilo                  0.259   N40
                                                       write_ctrl1
    SLICE_X0Y8.CE        net (fanout=3)        0.692   write_ctrl1
    SLICE_X0Y8.CLK       Tceck                 0.304   N34
                                                       Mram_fifo_mem62/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.230ns logic, 1.730ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem3_RAMA (SLICE_X0Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_wr_0 (FF)
  Destination:          Mram_fifo_mem3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.111 - 0.107)
  Source Clock:         wr_clk_BUFGP rising at 4.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_wr_0 to Mram_fifo_mem3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.200   count_wr<3>
                                                       count_wr_0
    SLICE_X0Y6.D1        net (fanout=13)       0.502   count_wr<0>
    SLICE_X0Y6.CLK       Tah         (-Th)     0.293   Mram_fifo_mem3_RAMD_O
                                                       Mram_fifo_mem3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (-0.093ns logic, 0.502ns route)
                                                       (-22.7% logic, 122.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem3_RAMB (SLICE_X0Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_wr_0 (FF)
  Destination:          Mram_fifo_mem3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.111 - 0.107)
  Source Clock:         wr_clk_BUFGP rising at 4.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_wr_0 to Mram_fifo_mem3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.200   count_wr<3>
                                                       count_wr_0
    SLICE_X0Y6.D1        net (fanout=13)       0.502   count_wr<0>
    SLICE_X0Y6.CLK       Tah         (-Th)     0.293   Mram_fifo_mem3_RAMD_O
                                                       Mram_fifo_mem3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (-0.093ns logic, 0.502ns route)
                                                       (-22.7% logic, 122.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_fifo_mem3_RAMC (SLICE_X0Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_wr_0 (FF)
  Destination:          Mram_fifo_mem3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.111 - 0.107)
  Source Clock:         wr_clk_BUFGP rising at 4.000ns
  Destination Clock:    wr_clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_wr_0 to Mram_fifo_mem3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.200   count_wr<3>
                                                       count_wr_0
    SLICE_X0Y6.D1        net (fanout=13)       0.502   count_wr<0>
    SLICE_X0Y6.CLK       Tah         (-Th)     0.293   Mram_fifo_mem3_RAMD_O
                                                       Mram_fifo_mem3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (-0.093ns logic, 0.502ns route)
                                                       (-22.7% logic, 122.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.270ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: wr_clk_BUFGP/BUFG/I0
  Logical resource: wr_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: wr_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.962ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Mram_fifo_mem1_RAMD_O/CLK
  Logical resource: Mram_fifo_mem1_RAMA/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: wr_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.962ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Mram_fifo_mem1_RAMD_O/CLK
  Logical resource: Mram_fifo_mem1_RAMB/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: wr_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    1.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wr_clk         |    3.260|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 504 paths, 0 nets, and 107 connections

Design statistics:
   Minimum period:   3.260ns{1}   (Maximum frequency: 306.748MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 08 22:58:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



