{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.403856",
   "Default View_TopLeft":"-2568,2",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -120 -y 2240 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 3680 -y 620 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 8 -x 3680 -y 80 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 8 -x 3680 -y 50 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 8 -x 3680 -y 3520 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -120 -y 2030 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 8 -x 3680 -y 1630 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -120 -y 520 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 8 -x 3680 -y 1310 -defaultsOSRD
preplace port onewire_EUI48 -pg 1 -lvl 8 -x 3680 -y 1170 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 8 -x 3680 -y 2680 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -120 -y 2730 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 8 -x 3680 -y 2710 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 8 -x 3680 -y 1860 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 8 -x 3680 -y 1830 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 8 -x 3680 -y 170 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -120 -y 1960 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -120 -y 3600 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -120 -y 3630 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 8 -x 3680 -y 3770 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 8 -x 3680 -y 680 -defaultsOSRD
preplace port ETH0_DA_Y -pg 1 -lvl 8 -x 3680 -y 110 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -120 -y 160 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 8 -x 3680 -y 650 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -120 -y 2280 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -120 -y 2310 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -120 -y 2340 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -120 -y 1520 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -120 -y 1490 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -120 -y 2760 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -120 -y 2450 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -120 -y 2480 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 8 -x 3680 -y 2990 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 8 -x 3680 -y 3020 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -120 -y 2850 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 8 -x 3680 -y 3050 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -120 -y 2880 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -120 -y 2940 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -120 -y 2970 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 8 -x 3680 -y 3170 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -120 -y 3270 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -120 -y 3300 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -120 -y 3360 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -120 -y 3420 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 8 -x 3680 -y 3550 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 8 -x 3680 -y 3580 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 8 -x 3680 -y 3610 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 8 -x 3680 -y 3640 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 8 -x 3680 -y 3670 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 8 -x 3680 -y 140 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 8 -x 3680 -y 500 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 8 -x 3680 -y 440 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 8 -x 3680 -y 410 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 8 -x 3680 -y 470 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 8 -x 3680 -y 380 -defaultsOSRD
preplace portBus rotenc_decoder_reset -pg 1 -lvl 8 -x 3680 -y 3740 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 8 -x 3680 -y 2740 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 8 -x 3680 -y 2770 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 8 -x 3680 -y 2800 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 8 -x 3680 -y 2830 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -120 -y 2790 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -120 -y 2820 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 8 -x 3680 -y 2860 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 8 -x 3680 -y 2890 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -120 -y 2140 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 8 -x 3680 -y 2930 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 8 -x 3680 -y 2960 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -120 -y 2910 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -120 -y 3000 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -120 -y 3030 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -120 -y 3060 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -120 -y 3090 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -120 -y 3120 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -120 -y 3150 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -120 -y 3180 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -120 -y 3210 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -120 -y 3240 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -120 -y 3330 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -120 -y 3390 -defaultsOSRD
preplace inst SC0712_0 -pg 1 -lvl 7 -x 3480 -y 1840 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1390 -y 2330 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2060 -y 1740 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 2910 -y 690 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 2060 -y 1990 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -x 460 -y 1820 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 1390 -y 1840 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 2060 -y 2500 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 910 -y 2100 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 2910 -y 3600 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 2910 -y 430 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 6 -x 2910 -y 2200 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 2910 -y 2970 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 2910 -y 150 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 910 -y 1560 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 460 -y 2240 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 6 -x 2910 -y 1470 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 2910 -y 1330 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2060 -y 670 -defaultsOSRD
preplace inst axi_ONEWIRE_gpio_0 -pg 1 -lvl 6 -x 2910 -y 1170 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -x 2910 -y 1670 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 2910 -y 980 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 6 -x 2910 -y 3820 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 910 -y 1840 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1390 -y 1590 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 2060 -y 1230 -defaultsOSRD
preplace inst microblaze_mcs_0 -pg 1 -lvl 6 -x 2910 -y 1990 -defaultsOSRD
preplace inst CLK1B_util_ds_buf_0 -pg 1 -lvl 2 -x 460 -y 2140 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 460 -y 2030 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 2240 -defaultsOSRD
preplace inst cfgmclk_util_ds_buf_0 -pg 1 -lvl 6 -x 2910 -y 1860 -defaultsOSRD
preplace inst xlconstant_1_len1 -pg 1 -lvl 1 -x 140 -y 1820 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 2060 -y 3300 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 630 640 NJ 640 NJ
preplace netloc Net 1 7 1 NJ 1830
preplace netloc SC0712_0_ext_scl_o 1 7 1 3660J 1850n
preplace netloc SC0712_0_mcs_clk_out 1 4 4 1880 2090 2460 2060 NJ 2060 3630
preplace netloc SC0712_0_mon_GPIO1_I 1 4 4 1820 840 NJ 840 NJ 840 3640
preplace netloc SC0712_0_mon_GPIO1_O 1 4 4 1800 290 NJ 290 NJ 290 3650
preplace netloc SC0712_0_reset_out 1 4 4 1840 850 2450 850 NJ 850 3620
preplace netloc axi_quad_spi_0_cfgmclk 1 5 2 2640 1770 3230
preplace netloc axi_quad_spi_0_eos 1 4 3 1870 1860 2370J 1780 3200
preplace netloc fm_mgt_ref 1 4 1 N 2300
preplace netloc fm_mig_50mhz 1 4 1 N 2280
preplace netloc labtools_fmeter_0_update 1 4 1 1670 2360n
preplace netloc lt_CLK0 1 4 1 N 2340
preplace netloc lt_CLK1B 1 4 1 N 2320
preplace netloc mdm_1_debug_sys_rst 1 1 5 260 1290 NJ 1290 1030 180 NJ 180 NJ
preplace netloc microblaze_0_Clk_100MHz 1 1 7 270 1720 670 1760 1070 1700 1760 820 2470 860 3330 650 NJ
preplace netloc mig_7series_0_mmcm_locked 1 1 6 280 1920 NJ 1920 1080 1730 1680J 1850 2510 1090 3180
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 2620 1250 3200
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 750 1940 1060 1690 1650 1650 2590 1570 3230
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 270 1930 NJ 1930 1100 1940 1700J 1890 2400 870 3190
preplace netloc proc_sys_reset_0_mb_reset 1 5 1 2500 1950n
preplace netloc reset_1 1 0 5 NJ 1960 NJ 1960 670J 1970 NJ 1970 NJ
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 3 670J 1770 1050J 1720 1690
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 640 1350 1050
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 2 6 650 1310 NJ 1310 1780 1640 2480 3450 NJ 3450 3650J
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 2 1660 1840 2330
preplace netloc util_ds_buf_0_BUFG_O 1 2 4 660 1340 NJ 1340 1790 1630 2270
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 1 630J 2020n
preplace netloc util_ds_buf_2_IBUF_OUT 1 1 1 NJ 2240
preplace netloc xlconcat_0_dout 1 3 1 1040 2100n
preplace netloc mig_7series_0_init_calib_complete 1 5 3 2630 820 3340 680 NJ
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 3 2600 3740 3260 3770 NJ
preplace netloc axi_ethernetlite_0_phy_tx_en 1 5 2 2620 300 3180
preplace netloc mii_y_adapater_0_s_mii_rx_dv 1 5 2 2640 310 3230
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 2 4 670 1910 1090J 1740 1670J 1870 2340
preplace netloc labtools_fmeter_0_F4 1 4 1 1630 2360n
preplace netloc FPGA_IO_1 1 0 5 NJ 2450 NJ 2450 NJ 2450 NJ 2450 1640J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 2480 NJ 2480 NJ 2480 NJ 2480 NJ
preplace netloc TRX_rx_selectio_wiz_0_clk_div_out 1 2 5 760 2000 NJ 2000 1730J 2100 2430J 2320 3240
preplace netloc TRX_rx09_32bits_CD100 1 4 3 1890 2190 2240J 2330 3260
preplace netloc TRX_rx24_32bits_CD100 1 4 3 1860 2160 2330J 2340 3230
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 5 2 2640 2370 3310
preplace netloc cfgmclk_util_ds_buf_0_BUFG_O 1 6 1 NJ 1860
preplace netloc CLK0_util_ds_buf_1_BUFG_O 1 2 1 670J 2120n
preplace netloc UART0_UART0EXT_CTSn 1 6 2 NJ 3540 3660J
preplace netloc UART0_UART0EXT_DSRn 1 6 2 NJ 3560 3660J
preplace netloc UART0_UART0EXT_DCDn 1 6 2 NJ 3580 3640J
preplace netloc UART0_UART0EXT_RIn 1 6 2 NJ 3600 3620J
preplace netloc UART0EXT_RTSn_1 1 0 6 NJ 3600 NJ 3600 NJ 3600 NJ 3600 NJ 3600 2240J
preplace netloc UART0EXT_DTRn_1 1 0 6 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ
preplace netloc UART0_UART0_rst_n 1 6 2 NJ 3660 3630J
preplace netloc PWM_lights_LCD_rstn 1 6 2 3310J 380 NJ
preplace netloc PWM_lights_LED_RGB_blue 1 6 2 3310J 410 NJ
preplace netloc PWM_lights_LED_RGB_green 1 6 2 NJ 440 NJ
preplace netloc PWM_lights_LCD_BL 1 6 2 NJ 460 3660J
preplace netloc PWM_lights_LED_RGB_red 1 6 2 NJ 480 3660J
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 6 -100J 1950 NJ 1950 680J 1980 NJ 1980 1650J 2150 2460J
preplace netloc rotenc_dec_cnt_en_1 1 0 6 NJ 2310 NJ 2310 690J 2210 NJ 2210 1710J 2170 2410J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 6 NJ 2340 NJ 2340 680J 2200 NJ 2200 NJ 2200 2320J
preplace netloc TRX_TRX_reset 1 6 2 3340J 2740 NJ
preplace netloc TRX_TRX_rfx_mode 1 6 2 NJ 2770 NJ
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 2760 NJ 2760 NJ 2760 NJ 2760 1690J 2810 2560J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 2 3340J 2800 NJ
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 2 NJ 2810 3640J
preplace netloc TRX_rx_data_p_1 1 0 6 NJ 2790 NJ 2790 NJ 2790 NJ 2790 1670J 2860 2590J
preplace netloc TRX_rx_data_n_1 1 0 6 NJ 2820 NJ 2820 NJ 2820 NJ 2820 1650J 2870 NJ
preplace netloc TRX_TRX_tx_data_p 1 6 2 3340J 2860 NJ
preplace netloc TRX_TRX_tx_data_n 1 6 2 NJ 2870 3640J
preplace netloc TRX_rd_data_count_CD100 1 4 3 1800 3360 NJ 3360 3230
preplace netloc UART0_peripheral_reset 1 5 2 2610 2360 3300
preplace netloc ETH0_ETH0_DA_Y 1 6 2 3180J 110 NJ
preplace netloc ETH0_ETH0_DA_G 1 6 2 NJ 120 3660J
preplace netloc ETH0_phy_rst_n 1 6 2 NJ 160 3660J
preplace netloc M05_ARESETN_1 1 4 3 1870 830 NJ 830 3290
preplace netloc axi_iic_0_iic2intc_irpt 1 2 5 740 1300 NJ 1300 1750J 1620 2290J 1560 3190
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 5 750 1320 NJ 1320 1730J 1820 2340J 1790 3190
preplace netloc axi_timer_0_interrupt 1 2 5 760 1330 NJ 1330 1700J 1830 2380J 1800 3290
preplace netloc TRX_int_1 1 0 3 NJ 1490 NJ 1490 NJ
preplace netloc PLL_int_1 1 0 3 -100J 1510 NJ 1510 NJ
preplace netloc UART0_ip2intc_irpt 1 2 5 700 3370 NJ 3370 NJ 3370 NJ 3370 3180
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 5 720 1280 NJ 1280 1770J 1610 2280J 1550 3200
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 5 710 1270 NJ 1270 1710J 1880 2500J 1920 3190
preplace netloc UART0_interrupt 1 2 5 730 1960 NJ 1960 1790J 2140 2350J 2350 3320
preplace netloc TRX_ip2intc_irpt 1 2 5 740 1990 NJ 1990 1780J 2130 2420J 2310 3250
preplace netloc ETH0_ip2intc_irpt 1 2 5 670 490 NJ 490 NJ 490 2590J 540 3200
preplace netloc PWM_lights_ip2intc_irpt 1 2 5 680 500 NJ 500 NJ 500 2580J 560 3180
preplace netloc BUFG_I_0_1 1 0 2 NJ 2140 NJ
preplace netloc In2_1 1 5 2 2640 550 3190
preplace netloc ETH0_LINK_LED_g_1 1 0 6 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 5 1 2300 730n
preplace netloc xlconstant_0_len1_dout 1 1 1 NJ 1820
preplace netloc TRX_rx09_fifo_o_1 1 6 2 3340J 2930 NJ
preplace netloc TRX_rx24_fifo_o_1 1 6 2 3340J 2960 NJ
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 2 NJ 2990 NJ
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 2 NJ 3010 3640J
preplace netloc fft09_data_tlast_in_0 1 0 6 NJ 2850 NJ 2850 NJ 2850 NJ 2850 1640J 2890 NJ
preplace netloc fft09_data_tready_out_0 1 6 2 NJ 3030 3640J
preplace netloc fft09_data_tvalid_in_0 1 0 6 NJ 2880 NJ 2880 NJ 2880 NJ 2880 1630J 2910 NJ
preplace netloc fft09_config_tdata_in_0 1 0 6 NJ 2910 NJ 2910 NJ 2910 NJ 2910 1620J 2930 NJ
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 2230J
preplace netloc fft09_aresetn_in_0 1 0 6 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 1840 2840 2570J 2570 3180
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 1820 2900 2580J 2540 3200
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 1860 2850 2530J 2530 3210
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 1880 2830 2230J 2560 3190
preplace netloc premem_rx09_addra_in_0 1 0 6 -100J 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ
preplace netloc premem_rx09_dina_in_0 1 0 6 -100J 3010 NJ 3010 NJ 3010 NJ 3010 NJ 3010 NJ
preplace netloc premem_rx24_dina_in_0 1 0 6 -90J 3030 NJ 3030 NJ 3030 NJ 3030 NJ 3030 NJ
preplace netloc premem_rx09_wea_in_0 1 0 6 -80J 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ
preplace netloc premem_rx09_addrb_in_0 1 0 6 -70J 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ
preplace netloc postmem_rx09_doutb_out_0 1 4 3 1810 2110 2500J 2080 3290
preplace netloc postmem_rx24_doutb_out_0 1 4 3 1890 2820 2520J 2550 3220
preplace netloc premem_rx24_addra_in_0 1 0 6 -60J 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 NJ
preplace netloc premem_rx24_wea_in_0 1 0 6 -50J 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 -40J 3130 NJ 3130 NJ 3130 NJ 3130 NJ 3130 NJ
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 -30J 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 NJ
preplace netloc postmem_rx_addrb_in_0 1 5 1 2240 2500n
preplace netloc fft24_data_tready_out_0 1 6 2 NJ 3170 NJ
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 1870 2180 2230J 2380 3270
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 1830 2120 2490J 2070 3330
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 1870 2880 2550J 2520 3280
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 1850 3380 NJ 3380 3190
preplace netloc fft24_data_tlast_in_0 1 0 6 -20J 3190 NJ 3190 NJ 3190 NJ 3190 NJ 3190 NJ
preplace netloc fft24_data_tvalid_in_0 1 0 6 -10J 3210 NJ 3210 NJ 3210 NJ 3210 NJ 3210 NJ
preplace netloc fft24_config_tdata_in_0 1 0 6 0J 3220 NJ 3220 NJ 3220 NJ 3220 NJ 3220 2250J
preplace netloc fft24_config_tvalid_in_0 1 0 6 10J 3230 NJ 3230 NJ 3230 NJ 3230 NJ 3230 2240J
preplace netloc premem_rx24_addrb_in_0 1 0 6 20J 3240 NJ 3240 NJ 3240 NJ 3240 NJ 3240 2230J
preplace netloc fft24_aresetn_in_0 1 0 6 NJ 3420 NJ 3420 NJ 3420 NJ 3420 NJ 3420 2570J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 2230J 3300n
preplace netloc microblaze_0_axi_periph_M13_AXI 1 5 1 2390 1360n
preplace netloc microblaze_0_axi_dp 1 4 1 1640 910n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 2280 930n
preplace netloc axi_iic_0_IIC 1 6 1 3340 1450n
preplace netloc CLK2_mgt_clk0_1 1 0 2 NJ 2030 NJ
preplace netloc TRX_TRX_spi 1 6 2 3340J 2680 NJ
preplace netloc microblaze_0_debug 1 3 1 1040 1580n
preplace netloc CLK3_sys_diff_1 1 0 6 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 2570J
preplace netloc mig_7series_0_DDR3 1 6 2 NJ 620 NJ
preplace netloc UART0_UART0 1 6 2 NJ 3520 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 2580 1160n
preplace netloc ETH0_RMII_PHY_M_0 1 6 2 3180J 50 NJ
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 2360 1140n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 2240 80n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 1630 NJ
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 2530 1280n
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1630 600n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 2570 1180n
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1620 580n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 2 NJ 80 NJ
preplace netloc microblaze_mcs_0_GPIO1 1 6 1 3340 1840n
preplace netloc microblaze_0_dlmb_1 1 4 1 1740 1550n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 2260 650n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 2730 NJ 2730 NJ 2730 NJ 2730 1720J 2800 2540J
preplace netloc INT_ctrl_interrupt 1 3 1 N 1560
preplace netloc CLK0_1 1 0 1 NJ 2240
preplace netloc TRX_TRX_tx_clk 1 6 2 NJ 2710 NJ
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 2440 1340n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 2550 1240n
preplace netloc axi_iic_1_IIC 1 6 2 NJ 1310 NJ
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 730 510 NJ 510 NJ 510 2230
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 2450 1320n
preplace netloc axi_onewire_gpio_0_GPIO 1 6 2 NJ 1170 NJ
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 2310 1220n
preplace netloc microblaze_0_ilmb_1 1 4 1 1720 1570n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 2280 1150n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 2250 370n
levelinfo -pg 1 -120 140 460 910 1390 2060 2910 3480 3680
pagesize -pg 1 -db -bbox -sgen -380 0 3910 3890
"
}
0
