# Reading C:/Microsemi/Libero_SoC_v12.3/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap IGLOO2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/ov7670_ctrl_reg.v 
# -- Compiling module ov7670_ctrl_reg
# 
# Top level modules:
# 	ov7670_ctrl_reg
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/sccb_master.v 
# -- Compiling module sccb_master
# 
# Top level modules:
# 	sccb_master
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/ov7670_top_ctrl.v 
# -- Compiling module ov7670_top_ctrl
# 
# Top level modules:
# 	ov7670_top_ctrl
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/hdl/top_ov7670.v 
# -- Compiling module top_ov7670
# 
# Top level modules:
# 	top_ov7670
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/component/work/sccb_test/sccb_test.v 
# -- Compiling module sccb_test
# 
# Top level modules:
# 	sccb_test
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:46:56 on Feb 09,2021
# vlog -reportprogress 300 "+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/stimulus" -sv -work presynth C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_jderobot/stimulus/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:46:56 on Feb 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L IGLOO2 -L presynth -t 1fs presynth.testbench 
# Start time: 17:46:56 on Feb 09,2021
# //  ModelSim Microsemi 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.testbench
# Loading presynth.sccb_test
# Loading presynth.top_ov7670
# Loading presynth.ov7670_top_ctrl
# Loading presynth.sccb_master
# Loading presynth.ov7670_ctrl_reg
run
# End time: 18:12:11 on Feb 09,2021, Elapsed time: 0:25:15
# Errors: 4, Warnings: 0
