// Seed: 458620813
module module_0 #(
    parameter id_8 = 32'd52
) (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3,
    input tri0 id_4
    , _id_8,
    input uwire id_5,
    output wire id_6
);
  logic id_9[id_8 : id_8];
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    output wor  id_0,
    output wire id_1,
    input  wand _id_2,
    input  tri0 id_3,
    input  wand id_4
);
  always @(posedge id_3 or {id_4{id_2}}) $clog2(0);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_1
  );
  assign modCall_1.id_4 = 0;
  logic [id_2 : ""] id_6;
  ;
endmodule
