/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1250-228
+ date
Thu Sep 28 16:13:43 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1695917623
+ CACTUS_STARTTIME=1695917623
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Sep 28 2023 (15:34:28)
Run date:          Sep 28 2023 (16:13:43+0000)
Run host:          fv-az1250-228.htgkndt0kghebmbely0v02euxd.dx.internal.cloudapp.net (pid=137275)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az1250-228
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088120KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=49bbeb22-b1fa-9b48-83be-6912a2905933, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1012-azure, OSVersion="#12~22.04.1-Ubuntu SMP Thu Sep  7 14:07:14 UTC 2023", HostName=fv-az1250-228, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088120KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00410562 sec
      iterations=10000000... time=0.0337485 sec
      iterations=100000000... time=0.339479 sec
      iterations=300000000... time=1.01083 sec
      iterations=300000000... time=0.759956 sec
      result: 2.39164 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00357401 sec
      iterations=10000000... time=0.0357557 sec
      iterations=100000000... time=0.363844 sec
      iterations=300000000... time=1.06406 sec
      result: 9.02205 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00247831 sec
      iterations=10000000... time=0.0225646 sec
      iterations=100000000... time=0.234299 sec
      iterations=500000000... time=1.12198 sec
      result: 7.13028 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000156201 sec
      iterations=10000... time=0.00159321 sec
      iterations=100000... time=0.0165718 sec
      iterations=1000000... time=0.173484 sec
      iterations=6000000... time=1.08451 sec
      result: 1.80752 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000473902 sec
      iterations=10000... time=0.00486532 sec
      iterations=100000... time=0.0503798 sec
      iterations=1000000... time=0.526671 sec
      iterations=2000000... time=1.04334 sec
      result: 5.2167 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.1501e-05 sec
      iterations=1000... time=0.000413002 sec
      iterations=10000... time=0.00330682 sec
      iterations=100000... time=0.0339993 sec
      iterations=1000000... time=0.344927 sec
      iterations=3000000... time=1.02072 sec
      result: 72.2316 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.5e-06 sec
      iterations=10... time=5.43e-05 sec
      iterations=100... time=0.000587701 sec
      iterations=1000... time=0.00540771 sec
      iterations=10000... time=0.0547599 sec
      iterations=100000... time=0.559781 sec
      iterations=200000... time=1.09857 sec
      result: 35.7935 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.16e-05 sec
      iterations=100000... time=0.000315801 sec
      iterations=1000000... time=0.00326541 sec
      iterations=10000000... time=0.0328353 sec
      iterations=100000000... time=0.341674 sec
      iterations=300000000... time=1.07312 sec
      result: 0.447132 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.25e-05 sec
      iterations=10000... time=0.0001916 sec
      iterations=100000... time=0.00224681 sec
      iterations=1000000... time=0.0195863 sec
      iterations=10000000... time=0.207781 sec
      iterations=50000000... time=1.01684 sec
      result: 2.5421 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=5.5e-05 sec
      iterations=1000... time=0.000677302 sec
      iterations=10000... time=0.00652532 sec
      iterations=100000... time=0.0700068 sec
      iterations=1000000... time=0.698865 sec
      iterations=2000000... time=1.33593 sec
      result: 36.7923 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.8e-06 sec
      iterations=10... time=0.0001805 sec
      iterations=100... time=0.0010058 sec
      iterations=1000... time=0.0103273 sec
      iterations=10000... time=0.10198 sec
      iterations=100000... time=1.00156 sec
      result: 19.6302 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.63e-05 sec
      iterations=10... time=0.000224002 sec
      iterations=100... time=0.00355952 sec
      iterations=1000... time=0.0253369 sec
      iterations=10000... time=0.249924 sec
      iterations=40000... time=1.04417 sec
      result: 0.0661961 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.49e-05 sec
      iterations=10... time=0.000422303 sec
      iterations=100... time=0.00448382 sec
      iterations=1000... time=0.0466966 sec
      iterations=10000... time=0.451825 sec
      iterations=20000... time=0.899147 sec
      iterations=40000... time=1.85091 sec
      result: 0.262941 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00669983 sec
      iterations=10... time=0.0767003 sec
      iterations=100... time=0.78336 sec
      iterations=200... time=1.5027 sec
      result: 0.32746 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00340692 sec
      iterations=10000000... time=0.0350881 sec
      iterations=100000000... time=0.339571 sec
      iterations=300000000... time=1.04912 sec
      iterations=300000000... time=0.809156 sec
      result: 2.50041 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00356627 sec
      iterations=10000000... time=0.0365418 sec
      iterations=100000000... time=0.352367 sec
      iterations=300000000... time=1.06268 sec
      result: 9.03377 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00234916 sec
      iterations=10000000... time=0.0222136 sec
      iterations=100000000... time=0.225407 sec
      iterations=500000000... time=1.16572 sec
      result: 6.86269 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000168701 sec
      iterations=10000... time=0.00168756 sec
      iterations=100000... time=0.0158227 sec
      iterations=1000000... time=0.167395 sec
      iterations=7000000... time=1.19234 sec
      result: 1.70335 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000634403 sec
      iterations=10000... time=0.00768088 sec
      iterations=100000... time=0.0631858 sec
      iterations=1000000... time=0.612983 sec
      iterations=2000000... time=1.18107 sec
      result: 5.90537 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.45e-06 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=3.3651e-05 sec
      iterations=1000... time=0.00102045 sec
      iterations=10000... time=0.00343737 sec
      iterations=100000... time=0.0393625 sec
      iterations=1000000... time=0.331746 sec
      iterations=3000000... time=1.01704 sec
      result: 72.4927 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.45e-06 sec
      iterations=10... time=5.34e-05 sec
      iterations=100... time=0.000603903 sec
      iterations=1000... time=0.00530502 sec
      iterations=10000... time=0.0579504 sec
      iterations=100000... time=0.506035 sec
      iterations=200000... time=1.08509 sec
      result: 36.238 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.75e-06 sec
      iterations=10000... time=3.4301e-05 sec
      iterations=100000... time=0.000412502 sec
      iterations=1000000... time=0.00338181 sec
      iterations=10000000... time=0.0341869 sec
      iterations=100000000... time=0.342886 sec
      iterations=300000000... time=1.03142 sec
      result: 0.429759 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.39e-05 sec
      iterations=10000... time=0.000207701 sec
      iterations=100000... time=0.00212131 sec
      iterations=1000000... time=0.0216051 sec
      iterations=10000000... time=0.21657 sec
      iterations=50000000... time=1.06163 sec
      result: 2.65408 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=5.04e-05 sec
      iterations=1000... time=0.000530502 sec
      iterations=10000... time=0.00487662 sec
      iterations=100000... time=0.0511964 sec
      iterations=1000000... time=0.506149 sec
      iterations=2000000... time=1.04048 sec
      result: 47.2399 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.035e-05 sec
      iterations=10... time=9.83e-05 sec
      iterations=100... time=0.000997954 sec
      iterations=1000... time=0.00976074 sec
      iterations=10000... time=0.103894 sec
      iterations=100000... time=1.04982 sec
      result: 18.7278 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.35e-06 sec
      iterations=10... time=8.6001e-05 sec
      iterations=100... time=0.000907954 sec
      iterations=1000... time=0.00956359 sec
      iterations=10000... time=0.104736 sec
      iterations=100000... time=0.951375 sec
      iterations=200000... time=1.88649 sec
      result: 0.0772865 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.7551e-05 sec
      iterations=10... time=0.000491502 sec
      iterations=100... time=0.00513482 sec
      iterations=1000... time=0.0526118 sec
      iterations=10000... time=0.552611 sec
      iterations=20000... time=1.08619 sec
      result: 0.107385 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 3.51919 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep 28 16:14:30 UTC 2023
+ echo Done.
Done.
  Elapsed time: 47.3 s
