

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 16:02:54 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          259
LUT:            376
FF:             756
DSP:             20
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.405
CP achieved post-implementation:    8.536
Timing met
