Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a74fbb206be4558940c303dbb3e9903 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_SIM_behav xil_defaultlib.sseg1_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab6/VLab_6/VLab_6.srcs/sources_1/new/sseg1.sv:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1
Compiling module xil_defaultlib.sseg1_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_SIM_behav
