// Seed: 244437928
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  logic id_3;
  assign id_2[1] = 1 + 1 & 1 & 1;
  assign id_3 = id_1;
  logic id_4;
endmodule
