# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"instruction_tb0_time_impl.v" \
"../../../../../Pipeline.srcs/sim_1/new/instruction_tb0.v" \

# Do not sort compile order
nosort
