(*
  Cours "Semantics and applications to verification"

  Marc Chevalier 2018
  Ecole normale supÃ©rieure, Paris, France / CNRS / INRIA
*)
module type Empty = sig end

module type S = sig
  type t

  val get : unit -> t

  val compare : t -> t -> int

  val print : Format.formatter -> t -> unit
end

module Make (E: Empty) : S