OPENQASM 3.0;
include "stdgates.inc";
gate mcx _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3 {
  h _gate_q_3;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
}
gate mcx_1 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4 {
  h _gate_q_4;
  cp(pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(-pi/2) _gate_q_3, _gate_q_4;
  h _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_4;
  cp(pi/8) _gate_q_0, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(-pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  h _gate_q_4;
  cp(pi/8) _gate_q_1, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_2;
  h _gate_q_4;
  cp(-pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_2;
  h _gate_q_4;
  cp(pi/8) _gate_q_2, _gate_q_4;
  h _gate_q_4;
}
gate mcphase(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_2 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
bit[6] creg_0;
qubit[11] q35;
h q35[0];
h q35[1];
h q35[2];
h q35[3];
h q35[4];
h q35[5];
x q35[10];
h q35[10];
x q35[6];
x q35[7];
x q35[8];
x q35[9];
barrier q35[0], q35[1], q35[2], q35[3], q35[4], q35[5], q35[6], q35[7], q35[8], q35[9], q35[10];
cx q35[0], q35[2];
x q35[2];
cx q35[1], q35[3];
x q35[3];
ccx q35[2], q35[3], q35[6];
x q35[3];
cx q35[1], q35[3];
x q35[2];
cx q35[0], q35[2];
ccx q35[4], q35[5], q35[7];
cx q35[0], q35[4];
x q35[4];
cx q35[1], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[8];
x q35[5];
cx q35[1], q35[5];
x q35[4];
cx q35[0], q35[4];
x q35[9];
mcx q35[6], q35[7], q35[8], q35[9];
cx q35[0], q35[4];
x q35[4];
cx q35[1], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[8];
x q35[5];
cx q35[1], q35[5];
x q35[4];
cx q35[0], q35[4];
ccx q35[4], q35[5], q35[7];
cx q35[0], q35[2];
x q35[2];
cx q35[1], q35[3];
x q35[3];
ccx q35[2], q35[3], q35[6];
x q35[3];
cx q35[1], q35[3];
x q35[2];
cx q35[0], q35[2];
cx q35[2], q35[4];
x q35[4];
cx q35[3], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[6];
x q35[5];
cx q35[3], q35[5];
x q35[4];
cx q35[2], q35[4];
ccx q35[0], q35[1], q35[7];
ccx q35[2], q35[3], q35[8];
mcx_1 q35[9], q35[6], q35[7], q35[8], q35[10];
ccx q35[2], q35[3], q35[8];
ccx q35[0], q35[1], q35[7];
cx q35[2], q35[4];
x q35[4];
cx q35[3], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[6];
x q35[5];
cx q35[3], q35[5];
x q35[4];
cx q35[2], q35[4];
cx q35[0], q35[2];
x q35[2];
cx q35[1], q35[3];
x q35[3];
ccx q35[2], q35[3], q35[6];
x q35[3];
cx q35[1], q35[3];
x q35[2];
cx q35[0], q35[2];
ccx q35[4], q35[5], q35[7];
cx q35[0], q35[4];
x q35[4];
cx q35[1], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[8];
x q35[5];
cx q35[1], q35[5];
x q35[4];
cx q35[0], q35[4];
mcx q35[6], q35[7], q35[8], q35[9];
x q35[9];
cx q35[0], q35[4];
x q35[4];
cx q35[1], q35[5];
x q35[5];
ccx q35[4], q35[5], q35[8];
x q35[5];
cx q35[1], q35[5];
x q35[4];
cx q35[0], q35[4];
ccx q35[4], q35[5], q35[7];
cx q35[0], q35[2];
x q35[2];
cx q35[1], q35[3];
x q35[3];
ccx q35[2], q35[3], q35[6];
x q35[3];
cx q35[1], q35[3];
x q35[2];
cx q35[0], q35[2];
barrier q35[0], q35[1], q35[2], q35[3], q35[4], q35[5], q35[6], q35[7], q35[8], q35[9], q35[10];
h q35[0];
x q35[0];
h q35[1];
x q35[1];
h q35[2];
x q35[2];
h q35[3];
x q35[3];
h q35[4];
x q35[4];
z q35[5];
mcx_2 q35[0], q35[1], q35[2], q35[3], q35[4], q35[5];
z q35[5];
x q35[0];
h q35[0];
x q35[1];
h q35[1];
x q35[2];
h q35[2];
x q35[3];
h q35[3];
x q35[4];
h q35[4];
barrier q35[0], q35[1], q35[2], q35[3], q35[4], q35[5], q35[6], q35[7], q35[8], q35[9], q35[10];
creg_0[0] = measure q35[0];
creg_0[1] = measure q35[1];
creg_0[2] = measure q35[2];
creg_0[3] = measure q35[3];
creg_0[4] = measure q35[4];
creg_0[5] = measure q35[5];
