

================================================================
== Vitis HLS Report for 'activation'
================================================================
* Date:           Mon Jul 22 05:31:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        activation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.674 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %input_r" [activation.cpp:94]   --->   Operation 3 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_r_read, i32 6, i32 15" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 4 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i10 %tmp_2" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 5 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_r_read, i32 15" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %input_r_read" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 7 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln76, i4 0" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 8 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%icmp_ln76 = icmp_eq  i10 %tmp_1, i10 0" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 9 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%add_ln76 = add i11 %sext_ln76, i11 1" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 10 'add' 'add_ln76' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_r_read, i32 10, i32 15" [activation.cpp:77->activation.cpp:90->activation.cpp:100]   --->   Operation 11 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i6 %tmp_3" [activation.cpp:77->activation.cpp:90->activation.cpp:100]   --->   Operation 12 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln76, i32 4, i32 10" [activation.cpp:77->activation.cpp:90->activation.cpp:100]   --->   Operation 13 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln76 = select i1 %icmp_ln76, i7 %sext_ln77_1, i7 %tmp_5" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 14 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln76_1 = select i1 %tmp, i7 %select_ln76, i7 %sext_ln77_1" [activation.cpp:76->activation.cpp:90->activation.cpp:100]   --->   Operation 15 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%sext_ln77 = sext i7 %select_ln76_1" [activation.cpp:77->activation.cpp:90->activation.cpp:100]   --->   Operation 16 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.30ns) (out node of the LUT)   --->   "%index = xor i8 %sext_ln77, i8 128" [activation.cpp:77->activation.cpp:90->activation.cpp:100]   --->   Operation 17 'xor' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %index" [activation.cpp:90->activation.cpp:100]   --->   Operation 18 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut_addr = getelementptr i12 %lut, i64 0, i64 %zext_ln90" [activation.cpp:90->activation.cpp:100]   --->   Operation 19 'getelementptr' 'lut_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.64ns)   --->   "%lut_load = load i8 %lut_addr" [activation.cpp:90->activation.cpp:100]   --->   Operation 20 'load' 'lut_load' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [activation.cpp:98]   --->   Operation 21 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [activation.cpp:94]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut, i64 666, i64 19, i64 18446744073709551615" [activation.cpp:89->activation.cpp:100]   --->   Operation 27 'specmemcore' 'specmemcore_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.64ns)   --->   "%lut_load = load i8 %lut_addr" [activation.cpp:90->activation.cpp:100]   --->   Operation 28 'load' 'lut_load' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i12 %lut_load" [activation.cpp:100]   --->   Operation 29 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_r, i16 %sext_ln100" [activation.cpp:100]   --->   Operation 30 'write' 'write_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [activation.cpp:101]   --->   Operation 31 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 1.674ns
The critical path consists of the following:
	wire read operation ('input_r_read', activation.cpp:94) on port 'input_r' (activation.cpp:94) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', activation.cpp:76->activation.cpp:90->activation.cpp:100) [17]  (0.725 ns)
	'select' operation 7 bit ('select_ln76', activation.cpp:76->activation.cpp:90->activation.cpp:100) [22]  (0.000 ns)
	'select' operation 7 bit ('select_ln76_1', activation.cpp:76->activation.cpp:90->activation.cpp:100) [23]  (0.000 ns)
	'xor' operation 8 bit ('index', activation.cpp:77->activation.cpp:90->activation.cpp:100) [25]  (0.308 ns)
	'getelementptr' operation 8 bit ('lut_addr', activation.cpp:90->activation.cpp:100) [27]  (0.000 ns)
	'load' operation 12 bit ('lut_load', activation.cpp:90->activation.cpp:100) on array 'lut' [28]  (0.641 ns)

 <State 2>: 0.641ns
The critical path consists of the following:
	'load' operation 12 bit ('lut_load', activation.cpp:90->activation.cpp:100) on array 'lut' [28]  (0.641 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
