{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545799645390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545799645390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 12:47:25 2018 " "Processing started: Wed Dec 26 12:47:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545799645390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545799645390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_pipeline -c FPGA_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545799645390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545799646057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646385 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file io_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_in_port " "Found entity 1: io_in_port" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file i_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_out_port " "Found entity 1: i_out_port" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file o_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_out_port " "Found entity 1: o_out_port" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_if " "Found entity 1: pipe_reg_if" {  } { { "pipe_reg_if.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_if.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_if " "Found entity 1: pipe_stage_if" {  } { { "pipe_stage_if.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_id " "Found entity 1: pipe_reg_id" {  } { { "pipe_reg_id.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_id " "Found entity 1: pipe_stage_id" {  } { { "pipe_stage_id.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_exe " "Found entity 1: pipe_reg_exe" {  } { { "pipe_reg_exe.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_exe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_exe " "Found entity 1: pipe_stage_exe" {  } { { "pipe_stage_exe.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_mem " "Found entity 1: pipe_reg_mem" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_mem " "Found entity 1: pipe_stage_mem" {  } { { "pipe_stage_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_wb " "Found entity 1: pipe_reg_wb" {  } { { "pipe_reg_wb.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_wb " "Found entity 1: pipe_stage_wb" {  } { { "pipe_stage_wb.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer " "Found entity 1: pipeline_computer" {  } { { "pipeline_computer.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_pipeline " "Found entity 1: FPGA_pipeline" {  } { { "FPGA_pipeline.bdf" "" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799646570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799646570 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1545799646571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799646571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_pipeline " "Elaborating entity \"FPGA_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545799646810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o_out_port o_out_port:inst4 " "Elaborating entity \"o_out_port\" for hierarchy \"o_out_port:inst4\"" {  } { { "FPGA_pipeline.bdf" "inst4" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 352 928 1096 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 o_out_port.v(12) " "Verilog HDL assignment warning at o_out_port.v(12): truncated value with size 32 to match size of target (4)" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799646856 "|FPGA_pipeline|o_out_port:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 o_out_port.v(13) " "Verilog HDL assignment warning at o_out_port.v(13): truncated value with size 32 to match size of target (4)" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799646856 "|FPGA_pipeline|o_out_port:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg o_out_port:inst4\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"o_out_port:inst4\|sevenseg:display_1\"" {  } { { "o_out_port.v" "display_1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_computer pipeline_computer:inst " "Elaborating entity \"pipeline_computer\" for hierarchy \"pipeline_computer:inst\"" {  } { { "FPGA_pipeline.bdf" "inst" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 240 616 856 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_if pipeline_computer:inst\|pipe_reg_if:if_reg " "Elaborating entity \"pipe_reg_if\" for hierarchy \"pipeline_computer:inst\|pipe_reg_if:if_reg\"" {  } { { "pipeline_computer.v" "if_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipeline_computer:inst\|pipe_reg_if:if_reg\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipeline_computer:inst\|pipe_reg_if:if_reg\|dffe32:next_pc\"" {  } { { "pipe_reg_if.v" "next_pc" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_if.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_if pipeline_computer:inst\|pipe_stage_if:if_stage " "Elaborating entity \"pipe_stage_if\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\"" {  } { { "pipeline_computer.v" "if_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeline_computer:inst\|pipe_stage_if:if_stage\|mux4x32:selectnewpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|mux4x32:selectnewpc\"" {  } { { "pipe_stage_if.v" "selectnewpc" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeline_computer:inst\|pipe_stage_if:if_stage\|cla32:pc_plus " "Elaborating entity \"cla32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|cla32:pc_plus\"" {  } { { "pipe_stage_if.v" "pc_plus" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipe_stage_if.v" "irom" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799646953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mips/sc_instmem.mif " "Parameter \"init_file\" = \"./mips/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647130 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545799647130 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_0ki1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1545799647235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ki1 " "Found entity 1: altsyncram_0ki1" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_0ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799647236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799647236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ki1 pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated " "Elaborating entity \"altsyncram_0ki1\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_id pipeline_computer:inst\|pipe_reg_id:id_reg " "Elaborating entity \"pipe_reg_id\" for hierarchy \"pipeline_computer:inst\|pipe_reg_id:id_reg\"" {  } { { "pipeline_computer.v" "id_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_id pipeline_computer:inst\|pipe_stage_id:id_stage " "Elaborating entity \"pipe_stage_id\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\"" {  } { { "pipeline_computer.v" "id_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu pipeline_computer:inst\|pipe_stage_id:id_stage\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|sc_cu:cu\"" {  } { { "pipe_stage_id.v" "cu" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_computer:inst\|pipe_stage_id:id_stage\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|regfile:regf\"" {  } { { "pipe_stage_id.v" "regf" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647354 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545799647386 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_id:id_stage|regfile:regf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeline_computer:inst\|pipe_stage_id:id_stage\|mux2x5:rd_rt " "Elaborating entity \"mux2x5\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|mux2x5:rd_rt\"" {  } { { "pipe_stage_id.v" "rd_rt" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_exe pipeline_computer:inst\|pipe_reg_exe:exe_reg " "Elaborating entity \"pipe_reg_exe\" for hierarchy \"pipeline_computer:inst\|pipe_reg_exe:exe_reg\"" {  } { { "pipeline_computer.v" "exe_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_exe pipeline_computer:inst\|pipe_stage_exe:exe_stage " "Elaborating entity \"pipe_stage_exe\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\"" {  } { { "pipeline_computer.v" "exe_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeline_computer:inst\|pipe_stage_exe:exe_stage\|mux2x32:e_alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\|mux2x32:e_alu_a\"" {  } { { "pipe_stage_exe.v" "e_alu_a" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline_computer:inst\|pipe_stage_exe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\|alu:al_unit\"" {  } { { "pipe_stage_exe.v" "al_unit" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_mem pipeline_computer:inst\|pipe_reg_mem:mem_reg " "Elaborating entity \"pipe_reg_mem\" for hierarchy \"pipeline_computer:inst\|pipe_reg_mem:mem_reg\"" {  } { { "pipeline_computer.v" "mem_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_mem pipeline_computer:inst\|pipe_stage_mem:mem_stage " "Elaborating entity \"pipe_stage_mem\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\"" {  } { { "pipeline_computer.v" "mem_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipe_stage_mem.v" "dram" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mips/sc_datamem.mif " "Parameter \"init_file\" = \"./mips/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647526 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545799647526 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_d2m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_d2m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1545799647602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2m1 " "Found entity 1: altsyncram_d2m1" {  } { { "db/altsyncram_d2m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_d2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799647603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799647603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2m1 pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_d2m1:auto_generated " "Elaborating entity \"altsyncram_d2m1\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_d2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_output:io_output_reg\"" {  } { { "pipe_stage_mem.v" "io_output_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\"" {  } { { "pipe_stage_mem.v" "io_input_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input.v" "io_imput_mux2x32" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647681 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(27) " "Verilog HDL Case Statement warning at io_input.v(27): incomplete case statement has no default case item" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(27) " "Verilog HDL Always Construct warning at io_input.v(27): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(27) " "Inferred latch for \"y\[0\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(27) " "Inferred latch for \"y\[1\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(27) " "Inferred latch for \"y\[2\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(27) " "Inferred latch for \"y\[3\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(27) " "Inferred latch for \"y\[4\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(27) " "Inferred latch for \"y\[5\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(27) " "Inferred latch for \"y\[6\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(27) " "Inferred latch for \"y\[7\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(27) " "Inferred latch for \"y\[8\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(27) " "Inferred latch for \"y\[9\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647693 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(27) " "Inferred latch for \"y\[10\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(27) " "Inferred latch for \"y\[11\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(27) " "Inferred latch for \"y\[12\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(27) " "Inferred latch for \"y\[13\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(27) " "Inferred latch for \"y\[14\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(27) " "Inferred latch for \"y\[15\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(27) " "Inferred latch for \"y\[16\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(27) " "Inferred latch for \"y\[17\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(27) " "Inferred latch for \"y\[18\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(27) " "Inferred latch for \"y\[19\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(27) " "Inferred latch for \"y\[20\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(27) " "Inferred latch for \"y\[21\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(27) " "Inferred latch for \"y\[22\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(27) " "Inferred latch for \"y\[23\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(27) " "Inferred latch for \"y\[24\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(27) " "Inferred latch for \"y\[25\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(27) " "Inferred latch for \"y\[26\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(27) " "Inferred latch for \"y\[27\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(27) " "Inferred latch for \"y\[28\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647694 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(27) " "Inferred latch for \"y\[29\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647695 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(27) " "Inferred latch for \"y\[30\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647695 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(27) " "Inferred latch for \"y\[31\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545799647695 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_wb pipeline_computer:inst\|pipe_reg_wb:wb_reg " "Elaborating entity \"pipe_reg_wb\" for hierarchy \"pipeline_computer:inst\|pipe_reg_wb:wb_reg\"" {  } { { "pipeline_computer.v" "wb_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_wb pipeline_computer:inst\|pipe_stage_wb:wb_stage " "Elaborating entity \"pipe_stage_wb\" for hierarchy \"pipeline_computer:inst\|pipe_stage_wb:wb_stage\"" {  } { { "pipeline_computer.v" "wb_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst2 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst2\"" {  } { { "FPGA_pipeline.bdf" "inst2" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 208 320 504 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_in_port io_in_port:inst1 " "Elaborating entity \"io_in_port\" for hierarchy \"io_in_port:inst1\"" {  } { { "FPGA_pipeline.bdf" "inst1" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 288 344 504 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647722 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out1\[31..5\] io_in_port.v(3) " "Output port \"out1\[31..5\]\" at io_in_port.v(3) has no driver" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1545799647723 "|FPGA_pipeline|io_in_port:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out0\[31..5\] io_in_port.v(3) " "Output port \"out0\[31..5\]\" at io_in_port.v(3) has no driver" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1545799647723 "|FPGA_pipeline|io_in_port:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_out_port i_out_port:inst3 " "Elaborating entity \"i_out_port\" for hierarchy \"i_out_port:inst3\"" {  } { { "FPGA_pipeline.bdf" "inst3" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 160 912 1104 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799647725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(14) " "Verilog HDL assignment warning at i_out_port.v(14): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799647740 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(15) " "Verilog HDL assignment warning at i_out_port.v(15): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799647740 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(16) " "Verilog HDL assignment warning at i_out_port.v(16): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799647740 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(17) " "Verilog HDL assignment warning at i_out_port.v(17): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545799647740 "|FPGA_pipeline|i_out_port:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Mod1\"" {  } { { "o_out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Div0\"" {  } { { "o_out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Mod0\"" {  } { { "o_out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod1\"" {  } { { "i_out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Div0\"" {  } { { "i_out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod0\"" {  } { { "i_out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod3\"" {  } { { "i_out_port.v" "Mod3" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Div1\"" {  } { { "i_out_port.v" "Div1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod2\"" {  } { { "i_out_port.v" "Mod2" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649536 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1545799649536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "o_out_port:inst4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"o_out_port:inst4\|lpm_divide:Mod1\"" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "o_out_port:inst4\|lpm_divide:Mod1 " "Instantiated megafunction \"o_out_port:inst4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649620 ""}  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545799649620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799649690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799649690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799649731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799649731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799649793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799649793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "o_out_port:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"o_out_port:inst4\|lpm_divide:Div0\"" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799649876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "o_out_port:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"o_out_port:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545799649877 ""}  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545799649877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545799649946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545799649946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545799650874 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545799650874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545799650874 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545799650874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545799650875 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545799650875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545799650875 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545799650875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545799650875 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545799650875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545799656876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545799660659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545799660659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6149 " "Implemented 6149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545799661518 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545799661518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6031 " "Implemented 6031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545799661518 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1545799661518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545799661518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545799661574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 12:47:41 2018 " "Processing ended: Wed Dec 26 12:47:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545799661574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545799661574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545799661574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545799661574 ""}
