// Generated by stratus_hls 19.12-s100  (91710.131054)
// Tue May  4 16:32:29 2021
// from ../DC_Filter.cpp

`timescale 1ps / 1ps

      
module DC_Filter_ROM_9X4_mask1(in1, out1, clk);

      input [3:0] in1;
      input clk;
      output [3:0] out1;
      reg [3:0] out1;
      reg[3:0] mask1[8:0];

         initial begin
            $readmemh("bdw_work/modules/DC_Filter/DPA/DC_Filter_ROM_9X4_mask1_1.memh", mask1);
         end

         always @(posedge clk)
          begin :DC_Filter_ROM_9X4_mask1_mask1_thread_1
            if (in1 < 4'd09) begin
               out1 <= mask1[in1];
            end
         end


endmodule

