$date
	Fri May 17 18:34:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 3 $ select [2:0] $end
$scope module fd $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 3 ' select [2:0] $end
$var reg 8 ( counter [7:0] $end
$var reg 1 ) out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b0 (
b1 '
0&
0%
b1 $
0#
0"
0!
$end
#1
1"
1%
#2
0"
0%
#3
1"
1%
#4
0"
0%
#5
1"
1%
1#
1&
#6
b1 (
0"
0%
#7
1"
1%
#8
1)
1!
b10 (
0"
0%
#9
1"
1%
#10
b11 (
0"
0%
#11
1"
1%
#12
0)
0!
b100 (
0"
0%
#13
1"
1%
#14
b101 (
0"
0%
#15
1"
1%
#16
1)
1!
b110 (
0"
0%
#17
1"
1%
#18
b111 (
0"
0%
#19
1"
1%
#20
0)
0!
b1000 (
0"
0%
#21
1"
1%
#22
b1001 (
0"
0%
#23
1"
1%
#24
1)
1!
b1010 (
0"
0%
#25
1"
1%
#26
b1011 (
0"
0%
#27
1"
1%
#28
0)
0!
b1100 (
0"
0%
#29
1"
1%
#30
b1101 (
0"
0%
#31
1"
1%
#32
1)
1!
b1110 (
0"
0%
#33
1"
1%
#34
b1111 (
0"
0%
#35
1"
1%
#36
0)
0!
b10000 (
0"
0%
#37
1"
1%
#38
b10001 (
0"
0%
#39
1"
1%
#40
1)
1!
b10010 (
0"
0%
#41
1"
1%
#42
b10011 (
0"
0%
#43
1"
1%
#44
0)
0!
b10100 (
0"
0%
#45
1"
1%
#46
b10101 (
0"
0%
#47
1"
1%
#48
1)
1!
b10110 (
0"
0%
#49
1"
1%
#50
b10111 (
0"
0%
#51
1"
1%
#52
0)
0!
b11000 (
0"
0%
#53
1"
1%
#54
b11001 (
0"
0%
#55
1"
1%
#56
1)
1!
b11010 (
0"
0%
#57
1"
1%
#58
b11011 (
0"
0%
#59
1"
1%
#60
0)
0!
b11100 (
0"
0%
#61
1"
1%
#62
b11101 (
0"
0%
#63
1"
1%
#64
1)
1!
b11110 (
0"
0%
#65
1"
1%
#66
b11111 (
0"
0%
#67
1"
1%
#68
0)
0!
b100000 (
0"
0%
#69
1"
1%
#70
b100001 (
0"
0%
#71
1"
1%
#72
1)
1!
b100010 (
0"
0%
#73
1"
1%
#74
b100011 (
0"
0%
#75
1"
1%
#76
0)
0!
b100100 (
0"
0%
#77
1"
1%
#78
b100101 (
0"
0%
#79
1"
1%
#80
1)
1!
b100110 (
0"
0%
#81
1"
1%
#82
b100111 (
0"
0%
#83
1"
1%
#84
0)
0!
b101000 (
0"
0%
#85
1"
1%
#86
b101001 (
0"
0%
#87
1"
1%
#88
1)
1!
b101010 (
0"
0%
#89
1"
1%
#90
b101011 (
0"
0%
#91
1"
1%
#92
0)
0!
b101100 (
0"
0%
#93
1"
1%
#94
b101101 (
0"
0%
#95
1"
1%
#96
1)
1!
b101110 (
0"
0%
#97
1"
1%
#98
b101111 (
0"
0%
#99
1"
1%
#100
0)
0!
b110000 (
0"
0%
#101
1"
1%
#102
b110001 (
0"
0%
#103
1"
1%
#104
1)
1!
b110010 (
0"
0%
#105
1"
1%
#106
b110011 (
0"
0%
#107
1"
1%
#108
0)
0!
b110100 (
0"
0%
#109
1"
1%
#110
b110101 (
0"
0%
#111
1"
1%
#112
1)
1!
b110110 (
0"
0%
#113
1"
1%
#114
b110111 (
0"
0%
#115
1"
1%
#116
0)
0!
b111000 (
0"
0%
#117
1"
1%
#118
b111001 (
0"
0%
#119
1"
1%
#120
1)
1!
b111010 (
0"
0%
#121
1"
1%
#122
b111011 (
0"
0%
#123
1"
1%
#124
0)
0!
b111100 (
0"
0%
#125
1"
1%
#126
b111101 (
0"
0%
#127
1"
1%
#128
1)
1!
b111110 (
0"
0%
#129
1"
1%
#130
b111111 (
0"
0%
#131
1"
1%
#132
0)
0!
b1000000 (
0"
0%
#133
1"
1%
#134
b1000001 (
0"
0%
#135
1"
1%
#136
1)
1!
b1000010 (
0"
0%
#137
1"
1%
#138
b1000011 (
0"
0%
#139
1"
1%
#140
0)
0!
b1000100 (
0"
0%
#141
1"
1%
#142
b1000101 (
0"
0%
#143
1"
1%
#144
1)
1!
b1000110 (
0"
0%
#145
1"
1%
#146
b1000111 (
0"
0%
#147
1"
1%
#148
0)
0!
b1001000 (
0"
0%
#149
1"
1%
#150
b1001001 (
0"
0%
#151
1"
1%
#152
1)
1!
b1001010 (
0"
0%
#153
1"
1%
#154
b1001011 (
0"
0%
#155
1"
1%
#156
0)
0!
b1001100 (
0"
0%
#157
1"
1%
#158
b1001101 (
0"
0%
#159
1"
1%
#160
1)
1!
b1001110 (
0"
0%
#161
1"
1%
#162
b1001111 (
0"
0%
#163
1"
1%
#164
0)
0!
b1010000 (
0"
0%
#165
1"
1%
#166
b1010001 (
0"
0%
#167
1"
1%
#168
1)
1!
b1010010 (
0"
0%
#169
1"
1%
#170
b1010011 (
0"
0%
#171
1"
1%
#172
0)
0!
b1010100 (
0"
0%
#173
1"
1%
#174
b1010101 (
0"
0%
#175
1"
1%
#176
1)
1!
b1010110 (
0"
0%
#177
1"
1%
#178
b1010111 (
0"
0%
#179
1"
1%
#180
0)
0!
b1011000 (
0"
0%
#181
1"
1%
#182
b1011001 (
0"
0%
#183
1"
1%
#184
1)
1!
b1011010 (
0"
0%
#185
1"
1%
#186
b1011011 (
0"
0%
#187
1"
1%
#188
0)
0!
b1011100 (
0"
0%
#189
1"
1%
#190
b1011101 (
0"
0%
#191
1"
1%
#192
1)
1!
b1011110 (
0"
0%
#193
1"
1%
#194
b1011111 (
0"
0%
#195
1"
1%
#196
0)
0!
b1100000 (
0"
0%
#197
1"
1%
#198
b1100001 (
0"
0%
#199
1"
1%
#200
1)
1!
b1100010 (
0"
0%
#201
1"
1%
#202
b1100011 (
0"
0%
#203
1"
1%
#204
0)
0!
b1100100 (
0"
0%
