0.7
2020.1
May 27 2020
20:09:33
E:/INFOTECH/First Semester/Digital system design/Xilinx/AND_gate/AND_gate.srcs/sim_1/new/AND_tb.vhd,1605199040,vhdl,,,,and_gate_tb,,,,,,,,
E:/INFOTECH/First Semester/Digital system design/Xilinx/AND_gate/AND_gate.srcs/sources_1/new/AND_Gate.vhd,1605198921,vhdl,,,,and_gate,,,,,,,,
