

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Jul 28 17:03:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Hough
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2080083|    3|  2080083|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2080080| 6 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    1|     1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
5 --> 
	6  / true
6 --> 
	7  / (exitcond)
	5  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / (eol_2)
	8  / (!eol_2)
9 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_314 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_315 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %AXI_video_strm_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_316 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %AXI_video_strm_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_317 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_318 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_cols_V_read)"   --->   Operation 18 'read' 'img_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_rows_V_read)"   --->   Operation 19 'read' 'img_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:66]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:67]   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.26ns)   --->   "%empty_321 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 25 'read' 'empty_321' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_321, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 26 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_321, 3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 27 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_321, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 28 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_322 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str11, i32 %tmp)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:70]   --->   Operation 29 'specregionend' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader232.preheader, label %._crit_edge1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 31 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.83ns)   --->   "store i1 true, i1* %sof_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 0.83>
ST_3 : Operation 33 [1/1] (0.83ns)   --->   "br label %.preheader232" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_V1 = phi i1 [ %axi_last_V_3, %5 ], [ %tmp_last_V, %.preheader232.preheader ]"   --->   Operation 34 'phi' 'axi_last_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%axi_data_V1 = phi i32 [ %axi_data_V_3, %5 ], [ %tmp_data_V, %.preheader232.preheader ]"   --->   Operation 35 'phi' 'axi_data_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %i_V, %5 ], [ 0, %.preheader232.preheader ]"   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.14ns)   --->   "%exitcond2 = icmp eq i32 %t_V, %img_rows_V_read_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 37 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.48ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 39 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %6, label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 41 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 42 'specregionbegin' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.83ns)   --->   "br label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 43 'br' <Predicate = (!exitcond2)> <Delay = 0.83>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %0 ], [ %j_V, %.critedge ]"   --->   Operation 45 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.14ns)   --->   "%exitcond = icmp eq i32 %t_V_2, %img_cols_V_read_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 46 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.48ns)   --->   "%j_V = add i32 %t_V_2, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 47 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.36>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%eol_1 = phi i1 [ %axi_last_V1, %0 ], [ %axi_last_V_2, %.critedge ]" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 48 'phi' 'eol_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%axi_data_V_1 = phi i32 [ %axi_data_V1, %0 ], [ %p_Val2_s, %.critedge ]"   --->   Operation 49 'phi' 'axi_data_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%eol = phi i1 [ false, %0 ], [ %axi_last_V_2, %.critedge ]" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 50 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 53 'load' 'sof_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 54 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 55 'specregionbegin' 'tmp_62' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:75]   --->   Operation 56 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.33ns)   --->   "%brmerge = or i1 %sof_1_load, %eol" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 57 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.83ns)   --->   "br i1 %brmerge, label %.critedge, label %3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 58 'br' <Predicate = (!exitcond)> <Delay = 0.83>
ST_6 : Operation 59 [1/1] (2.26ns)   --->   "%empty_323 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 59 'read' 'empty_323' <Predicate = (!exitcond & !brmerge)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_323, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 60 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_323, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 61 'extractvalue' 'tmp_last_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.83ns)   --->   "br label %.critedge"   --->   Operation 62 'br' <Predicate = (!exitcond & !brmerge)> <Delay = 0.83>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 [ %tmp_last_V_1, %3 ], [ %eol_1, %2 ]"   --->   Operation 63 'phi' 'axi_last_V_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1, %2 ]"   --->   Operation 64 'phi' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91]   --->   Operation 65 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %p_Val2_s to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 66 'trunc' 'tmp_76' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 67 'specregionbegin' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 68 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %tmp_76)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 69 'write' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_324 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_64)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 70 'specregionend' 'empty_324' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_325 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_62)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:95]   --->   Operation 71 'specregionend' 'empty_325' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.83ns)   --->   "store i1 false, i1* %sof_1"   --->   Operation 72 'store' <Predicate = (!exitcond)> <Delay = 0.83>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 73 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.83>
ST_7 : Operation 74 [1/1] (0.83ns)   --->   "br label %.preheader" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.83>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%axi_last_V_3 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_1, %.preheader.preheader ]"   --->   Operation 75 'phi' 'axi_last_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%axi_data_V_3 = phi i32 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1, %.preheader.preheader ]"   --->   Operation 76 'phi' 'axi_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %.preheader.preheader ]"   --->   Operation 77 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %5, label %4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 79 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 80 'specregionbegin' 'tmp_63' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:97]   --->   Operation 81 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:98]   --->   Operation 82 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.26ns)   --->   "%empty_326 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 83 'read' 'empty_326' <Predicate = (!eol_2)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_326, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 84 'extractvalue' 'tmp_data_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_326, 4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 85 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_327 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_63)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 86 'specregionend' 'empty_327' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 87 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_328 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:104]   --->   Operation 88 'specregionend' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader232" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 0000000000]
empty_314         (specinterface    ) [ 0000000000]
empty_315         (specinterface    ) [ 0000000000]
empty_316         (specinterface    ) [ 0000000000]
empty_317         (specinterface    ) [ 0000000000]
empty_318         (specinterface    ) [ 0000000000]
empty_319         (specinterface    ) [ 0000000000]
empty_320         (specinterface    ) [ 0000000000]
img_cols_V_read_1 (read             ) [ 0011111111]
img_rows_V_read_1 (read             ) [ 0011111111]
StgValue_20       (br               ) [ 0000000000]
StgValue_21       (specloopname     ) [ 0000000000]
tmp               (specregionbegin  ) [ 0000000000]
StgValue_23       (specpipeline     ) [ 0000000000]
StgValue_24       (speclooptripcount) [ 0000000000]
empty_321         (read             ) [ 0000000000]
tmp_data_V        (extractvalue     ) [ 0001111111]
tmp_user_V        (extractvalue     ) [ 0010000000]
tmp_last_V        (extractvalue     ) [ 0001111111]
empty_322         (specregionend    ) [ 0000000000]
StgValue_30       (br               ) [ 0000000000]
sof_1             (alloca           ) [ 0001111111]
StgValue_32       (store            ) [ 0000000000]
StgValue_33       (br               ) [ 0001111111]
axi_last_V1       (phi              ) [ 0000111000]
axi_data_V1       (phi              ) [ 0000111000]
t_V               (phi              ) [ 0000100000]
exitcond2         (icmp             ) [ 0000111111]
StgValue_38       (speclooptripcount) [ 0000000000]
i_V               (add              ) [ 0001111111]
StgValue_40       (br               ) [ 0000000000]
StgValue_41       (specloopname     ) [ 0000000000]
tmp_s             (specregionbegin  ) [ 0000011111]
StgValue_43       (br               ) [ 0000111111]
StgValue_44       (ret              ) [ 0000000000]
t_V_2             (phi              ) [ 0000010000]
exitcond          (icmp             ) [ 0000011000]
j_V               (add              ) [ 0000111111]
eol_1             (phi              ) [ 0000011110]
axi_data_V_1      (phi              ) [ 0000011110]
eol               (phi              ) [ 0000011110]
StgValue_51       (speclooptripcount) [ 0000000000]
StgValue_52       (br               ) [ 0000000000]
sof_1_load        (load             ) [ 0000000000]
StgValue_54       (specloopname     ) [ 0000000000]
tmp_62            (specregionbegin  ) [ 0000000000]
StgValue_56       (specpipeline     ) [ 0000000000]
brmerge           (or               ) [ 0000111111]
StgValue_58       (br               ) [ 0000000000]
empty_323         (read             ) [ 0000000000]
tmp_data_V_1      (extractvalue     ) [ 0000000000]
tmp_last_V_1      (extractvalue     ) [ 0000000000]
StgValue_62       (br               ) [ 0000000000]
axi_last_V_2      (phi              ) [ 0000111111]
p_Val2_s          (phi              ) [ 0000111111]
StgValue_65       (specloopname     ) [ 0000000000]
tmp_76            (trunc            ) [ 0000000000]
tmp_64            (specregionbegin  ) [ 0000000000]
StgValue_68       (specprotocol     ) [ 0000000000]
StgValue_69       (write            ) [ 0000000000]
empty_324         (specregionend    ) [ 0000000000]
empty_325         (specregionend    ) [ 0000000000]
StgValue_72       (store            ) [ 0000000000]
StgValue_73       (br               ) [ 0000111111]
StgValue_74       (br               ) [ 0000111111]
axi_last_V_3      (phi              ) [ 0001100011]
axi_data_V_3      (phi              ) [ 0001100011]
eol_2             (phi              ) [ 0000000010]
StgValue_78       (br               ) [ 0000000000]
StgValue_79       (specloopname     ) [ 0000000000]
tmp_63            (specregionbegin  ) [ 0000000000]
StgValue_81       (specpipeline     ) [ 0000000000]
StgValue_82       (speclooptripcount) [ 0000000000]
empty_326         (read             ) [ 0000000000]
tmp_data_V_2      (extractvalue     ) [ 0000111111]
tmp_last_V_2      (extractvalue     ) [ 0000111111]
empty_327         (specregionend    ) [ 0000000000]
StgValue_87       (br               ) [ 0000111111]
empty_328         (specregionend    ) [ 0000000000]
StgValue_89       (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sof_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="img_cols_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="img_rows_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="44" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_321/2 empty_323/6 empty_326/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_69_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/6 "/>
</bind>
</comp>

<comp id="115" class="1005" name="axi_last_V1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="2"/>
<pin id="117" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="axi_last_V1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="2"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="axi_data_V1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2"/>
<pin id="127" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="axi_data_V1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="2"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="t_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="t_V_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="t_V_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="t_V_2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="eol_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="eol_1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="axi_data_V_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="axi_data_V_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="eol_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="2"/>
<pin id="181" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="eol_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="2"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="axi_last_V_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="axi_last_V_2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_Val2_s_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Val2_s_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="216" class="1005" name="axi_last_V_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="axi_last_V_3_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="2"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="axi_data_V_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_data_V_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="2"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/8 "/>
</bind>
</comp>

<comp id="240" class="1005" name="eol_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="eol_2_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="2"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="44" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="44" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_user_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="44" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_32_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="exitcond2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="3"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="4"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sof_1_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="3"/>
<pin id="293" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="brmerge_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_76_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="StgValue_72_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="3"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="img_cols_V_read_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="4"/>
<pin id="312" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="img_rows_V_read_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="3"/>
<pin id="317" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_data_V_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_last_V_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="333" class="1005" name="sof_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="exitcond2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="exitcond_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="353" class="1005" name="j_V_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_data_V_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_last_V_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="118" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="134"><net_src comp="128" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="166"><net_src comp="115" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="177"><net_src comp="125" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="202"><net_src comp="160" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="214"><net_src comp="171" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="226"><net_src comp="157" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="238"><net_src comp="168" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="179" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="90" pin="8"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="258"><net_src comp="90" pin="8"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="263"><net_src comp="90" pin="8"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="139" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="139" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="150" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="150" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="183" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="208" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="78" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="318"><net_src comp="84" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="323"><net_src comp="250" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="331"><net_src comp="255" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="336"><net_src comp="74" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="343"><net_src comp="269" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="274" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="352"><net_src comp="280" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="285" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="364"><net_src comp="250" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="369"><net_src comp="255" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_V | {6 }
 - Input state : 
	Port: AXIvideo2Mat : AXI_video_strm_V_data_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_user_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_last_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_id_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 6 8 }
	Port: AXIvideo2Mat : img_rows_V_read | {1 }
	Port: AXIvideo2Mat : img_cols_V_read | {1 }
  - Chain level:
	State 1
	State 2
		empty_322 : 1
		StgValue_30 : 1
	State 3
		StgValue_32 : 1
	State 4
		exitcond2 : 1
		i_V : 1
		StgValue_40 : 2
	State 5
		exitcond : 1
		j_V : 1
	State 6
		brmerge : 1
		StgValue_58 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		tmp_76 : 3
		StgValue_69 : 4
		empty_324 : 1
		empty_325 : 1
	State 7
	State 8
		StgValue_78 : 1
		empty_327 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          i_V_fu_274          |    0    |    39   |
|          |          j_V_fu_285          |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond2_fu_269       |    0    |    20   |
|          |        exitcond_fu_280       |    0    |    20   |
|----------|------------------------------|---------|---------|
|    or    |        brmerge_fu_294        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          | img_cols_V_read_1_read_fu_78 |    0    |    0    |
|   read   | img_rows_V_read_1_read_fu_84 |    0    |    0    |
|          |        grp_read_fu_90        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_69_write_fu_108   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_250          |    0    |    0    |
|extractvalue|          grp_fu_255          |    0    |    0    |
|          |       tmp_user_V_fu_260      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_76_fu_300        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   120   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   axi_data_V1_reg_125   |   32   |
|   axi_data_V_1_reg_168  |   32   |
|   axi_data_V_3_reg_228  |   32   |
|   axi_last_V1_reg_115   |    1   |
|   axi_last_V_2_reg_191  |    1   |
|   axi_last_V_3_reg_216  |    1   |
|      eol_1_reg_157      |    1   |
|      eol_2_reg_240      |    1   |
|       eol_reg_179       |    1   |
|    exitcond2_reg_340    |    1   |
|     exitcond_reg_349    |    1   |
|       i_V_reg_344       |   32   |
|img_cols_V_read_1_reg_310|   32   |
|img_rows_V_read_1_reg_315|   32   |
|       j_V_reg_353       |   32   |
|     p_Val2_s_reg_204    |   32   |
|      sof_1_reg_333      |    1   |
|      t_V_2_reg_146      |   32   |
|       t_V_reg_135       |   32   |
|   tmp_data_V_2_reg_361  |   32   |
|    tmp_data_V_reg_320   |   32   |
|   tmp_last_V_2_reg_366  |    1   |
|    tmp_last_V_reg_328   |    1   |
+-------------------------+--------+
|          Total          |   395  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| eol_reg_179 |  p0  |   2  |   1  |    2   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    2   ||  0.835  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   120  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   395  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   395  |   129  |
+-----------+--------+--------+--------+
