<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p81" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_81{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_81{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_81{left:220px;bottom:1089px;letter-spacing:0.11px;}
#t4_81{left:704px;bottom:1089px;}
#t5_81{left:404px;bottom:1071px;letter-spacing:-0.18px;word-spacing:1.36px;}
#t6_81{left:476px;bottom:1071px;letter-spacing:-0.87px;}
#t7_81{left:525px;bottom:1071px;}
#t8_81{left:439px;bottom:1054px;letter-spacing:-0.21px;}
#t9_81{left:264px;bottom:1011px;letter-spacing:-0.13px;word-spacing:1.74px;}
#ta_81{left:633px;bottom:1011px;letter-spacing:-0.18px;}
#tb_81{left:659px;bottom:1011px;letter-spacing:-0.11px;}
#tc_81{left:220px;bottom:979px;letter-spacing:0.11px;}
#td_81{left:704px;bottom:979px;}
#te_81{left:404px;bottom:961px;letter-spacing:-0.18px;word-spacing:1.36px;}
#tf_81{left:476px;bottom:961px;letter-spacing:-0.87px;}
#tg_81{left:525px;bottom:961px;}
#th_81{left:439px;bottom:944px;letter-spacing:-0.21px;}
#ti_81{left:270px;bottom:901px;letter-spacing:-0.14px;word-spacing:1.76px;}
#tj_81{left:627px;bottom:901px;letter-spacing:-0.18px;}
#tk_81{left:654px;bottom:901px;letter-spacing:-0.11px;}
#tl_81{left:110px;bottom:849px;letter-spacing:-0.21px;word-spacing:1.04px;}
#tm_81{left:207px;bottom:849px;}
#tn_81{left:219px;bottom:849px;letter-spacing:-0.14px;word-spacing:1.08px;}
#to_81{left:110px;bottom:829px;letter-spacing:-0.12px;word-spacing:2.54px;}
#tp_81{left:365px;bottom:829px;letter-spacing:-0.18px;}
#tq_81{left:433px;bottom:829px;letter-spacing:-0.14px;word-spacing:2.64px;}
#tr_81{left:110px;bottom:808px;letter-spacing:-0.13px;word-spacing:1.35px;}
#ts_81{left:367px;bottom:808px;}
#tt_81{left:379px;bottom:808px;letter-spacing:-0.07px;word-spacing:1.26px;}
#tu_81{left:480px;bottom:808px;letter-spacing:-0.18px;}
#tv_81{left:512px;bottom:808px;letter-spacing:-0.18px;}
#tw_81{left:545px;bottom:808px;letter-spacing:-0.18px;}
#tx_81{left:571px;bottom:808px;}
#ty_81{left:110px;bottom:772px;letter-spacing:-0.17px;word-spacing:2.3px;}
#tz_81{left:110px;bottom:751px;letter-spacing:-0.13px;word-spacing:3.32px;}
#t10_81{left:580px;bottom:751px;letter-spacing:-0.18px;}
#t11_81{left:606px;bottom:751px;letter-spacing:-0.21px;word-spacing:3.47px;}
#t12_81{left:110px;bottom:731px;letter-spacing:-0.16px;word-spacing:0.53px;}
#t13_81{left:110px;bottom:710px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t14_81{left:548px;bottom:710px;letter-spacing:-0.18px;}
#t15_81{left:574px;bottom:710px;}
#t16_81{left:584px;bottom:710px;letter-spacing:-0.18px;}
#t17_81{left:616px;bottom:710px;letter-spacing:-0.18px;}
#t18_81{left:648px;bottom:710px;letter-spacing:-0.18px;}
#t19_81{left:709px;bottom:710px;letter-spacing:-0.11px;}
#t1a_81{left:110px;bottom:674px;letter-spacing:-0.2px;word-spacing:1.5px;}
#t1b_81{left:110px;bottom:638px;letter-spacing:-0.17px;word-spacing:2.82px;}
#t1c_81{left:341px;bottom:638px;letter-spacing:-0.17px;}
#t1d_81{left:375px;bottom:638px;letter-spacing:-0.22px;word-spacing:2.9px;}
#t1e_81{left:669px;bottom:638px;letter-spacing:-0.18px;word-spacing:2.77px;}
#t1f_81{left:746px;bottom:638px;}
#t1g_81{left:760px;bottom:638px;letter-spacing:-0.14px;}
#t1h_81{left:781px;bottom:638px;letter-spacing:-0.17px;}
#t1i_81{left:814px;bottom:638px;letter-spacing:-0.11px;}
#t1j_81{left:110px;bottom:617px;letter-spacing:-0.15px;word-spacing:1.96px;}
#t1k_81{left:330px;bottom:617px;}
#t1l_81{left:343px;bottom:617px;letter-spacing:-0.16px;word-spacing:2.24px;}
#t1m_81{left:727px;bottom:617px;}
#t1n_81{left:740px;bottom:617px;letter-spacing:-0.1px;word-spacing:1.78px;}
#t1o_81{left:110px;bottom:597px;letter-spacing:-0.11px;word-spacing:1.19px;}
#t1p_81{left:230px;bottom:597px;}
#t1q_81{left:242px;bottom:597px;letter-spacing:-0.14px;}
#t1r_81{left:261px;bottom:597px;letter-spacing:-0.17px;}
#t1s_81{left:293px;bottom:597px;letter-spacing:-0.22px;word-spacing:1.42px;}
#t1t_81{left:110px;bottom:576px;letter-spacing:-0.2px;word-spacing:1.49px;}
#t1u_81{left:110px;bottom:540px;letter-spacing:-0.14px;word-spacing:0.98px;}
#t1v_81{left:172px;bottom:540px;letter-spacing:-0.17px;}
#t1w_81{left:204px;bottom:540px;letter-spacing:-0.14px;word-spacing:1.13px;}
#t1x_81{left:799px;bottom:540px;letter-spacing:-0.17px;}
#t1y_81{left:110px;bottom:519px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1z_81{left:110px;bottom:483px;letter-spacing:-0.13px;word-spacing:1.86px;}
#t20_81{left:448px;bottom:483px;letter-spacing:-0.18px;}
#t21_81{left:481px;bottom:483px;letter-spacing:-0.18px;}
#t22_81{left:514px;bottom:483px;letter-spacing:-0.18px;}
#t23_81{left:546px;bottom:483px;letter-spacing:-0.17px;word-spacing:1.93px;}
#t24_81{left:804px;bottom:483px;letter-spacing:-0.14px;}
#t25_81{left:110px;bottom:463px;letter-spacing:-0.18px;}
#t26_81{left:142px;bottom:463px;letter-spacing:-0.14px;}
#t27_81{left:169px;bottom:463px;letter-spacing:-0.25px;}
#t28_81{left:265px;bottom:431px;letter-spacing:0.09px;}
#t29_81{left:366px;bottom:431px;letter-spacing:0.09px;}
#t2a_81{left:404px;bottom:431px;}
#t2b_81{left:440px;bottom:431px;}
#t2c_81{left:489px;bottom:431px;}
#t2d_81{left:521px;bottom:431px;}
#t2e_81{left:557px;bottom:431px;}
#t2f_81{left:606px;bottom:431px;}
#t2g_81{left:637px;bottom:431px;}
#t2h_81{left:668px;bottom:431px;}
#t2i_81{left:316px;bottom:413px;}
#t2j_81{left:391px;bottom:413px;letter-spacing:-0.18px;}
#t2k_81{left:462px;bottom:413px;}
#t2l_81{left:507px;bottom:413px;letter-spacing:-0.18px;}
#t2m_81{left:579px;bottom:413px;}
#t2n_81{left:624px;bottom:413px;letter-spacing:-0.17px;}
#t2o_81{left:667px;bottom:413px;}
#t2p_81{left:316px;bottom:396px;}
#t2q_81{left:404px;bottom:396px;}
#t2r_81{left:462px;bottom:396px;}
#t2s_81{left:520px;bottom:396px;}
#t2t_81{left:579px;bottom:396px;}
#t2u_81{left:636px;bottom:396px;}
#t2v_81{left:668px;bottom:396px;}
#t2w_81{left:294px;bottom:353px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t2x_81{left:610px;bottom:353px;letter-spacing:-0.18px;}
#t2y_81{left:637px;bottom:353px;}
#t2z_81{left:265px;bottom:318px;letter-spacing:0.09px;}
#t30_81{left:366px;bottom:318px;letter-spacing:0.09px;}
#t31_81{left:404px;bottom:318px;}
#t32_81{left:440px;bottom:318px;}
#t33_81{left:489px;bottom:318px;}
#t34_81{left:521px;bottom:318px;}
#t35_81{left:557px;bottom:318px;}
#t36_81{left:606px;bottom:318px;}
#t37_81{left:637px;bottom:318px;}
#t38_81{left:668px;bottom:318px;}
#t39_81{left:316px;bottom:300px;}
#t3a_81{left:391px;bottom:300px;letter-spacing:-0.18px;}
#t3b_81{left:462px;bottom:300px;}
#t3c_81{left:507px;bottom:300px;letter-spacing:-0.18px;}
#t3d_81{left:579px;bottom:300px;}
#t3e_81{left:624px;bottom:300px;letter-spacing:-0.17px;}
#t3f_81{left:667px;bottom:300px;}
#t3g_81{left:316px;bottom:283px;}
#t3h_81{left:404px;bottom:283px;}
#t3i_81{left:462px;bottom:283px;}
#t3j_81{left:520px;bottom:283px;}
#t3k_81{left:579px;bottom:283px;}
#t3l_81{left:636px;bottom:283px;}
#t3m_81{left:668px;bottom:283px;}
#t3n_81{left:294px;bottom:240px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t3o_81{left:610px;bottom:240px;letter-spacing:-0.18px;}
#t3p_81{left:637px;bottom:240px;}
#t3q_81{left:110px;bottom:200px;letter-spacing:-0.15px;}
#t3r_81{left:146px;bottom:200px;letter-spacing:-0.17px;}
#t3s_81{left:173px;bottom:200px;letter-spacing:-0.17px;word-spacing:2.73px;}
#t3t_81{left:256px;bottom:200px;letter-spacing:-0.17px;}
#t3u_81{left:282px;bottom:200px;letter-spacing:-0.15px;word-spacing:2.73px;}
#t3v_81{left:110px;bottom:179px;letter-spacing:-0.18px;word-spacing:2.27px;}
#t3w_81{left:575px;bottom:179px;letter-spacing:-0.18px;}
#t3x_81{left:601px;bottom:179px;letter-spacing:-0.17px;word-spacing:1.92px;}
#t3y_81{left:110px;bottom:159px;letter-spacing:-0.17px;word-spacing:1.44px;}

.s1_81{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_81{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_81{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s4_81{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s5_81{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.s6_81{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s7_81{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s8_81{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts81" type="text/css" >

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg81Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg81" style="-webkit-user-select: none;"><object width="935" height="1210" data="81/81.svg" type="image/svg+xml" id="pdf81" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_81" class="t s1_81">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_81" class="t s2_81">67 </span>
<span id="t3_81" class="t s3_81">SXLEN-1 </span><span id="t4_81" class="t s3_81">0 </span>
<span id="t5_81" class="t s4_81">Interrupts (</span><span id="t6_81" class="t s5_81">WARL</span><span id="t7_81" class="t s4_81">) </span>
<span id="t8_81" class="t s4_81">SXLEN </span>
<span id="t9_81" class="t s2_81">Figure 4.4: Supervisor interrupt-pending register (</span><span id="ta_81" class="t s6_81">sip</span><span id="tb_81" class="t s2_81">). </span>
<span id="tc_81" class="t s3_81">SXLEN-1 </span><span id="td_81" class="t s3_81">0 </span>
<span id="te_81" class="t s4_81">Interrupts (</span><span id="tf_81" class="t s5_81">WARL</span><span id="tg_81" class="t s4_81">) </span>
<span id="th_81" class="t s4_81">SXLEN </span>
<span id="ti_81" class="t s2_81">Figure 4.5: Supervisor interrupt-enable register (</span><span id="tj_81" class="t s6_81">sie</span><span id="tk_81" class="t s2_81">). </span>
<span id="tl_81" class="t s2_81">An interrupt </span><span id="tm_81" class="t s7_81">i </span><span id="tn_81" class="t s2_81">will trap to S-mode if both of the following are true: (a) either the current privilege </span>
<span id="to_81" class="t s2_81">mode is S and the SIE bit in the </span><span id="tp_81" class="t s6_81">sstatus </span><span id="tq_81" class="t s2_81">register is set, or the current privilege mode has less </span>
<span id="tr_81" class="t s2_81">privilege than S-mode; and (b) bit </span><span id="ts_81" class="t s7_81">i </span><span id="tt_81" class="t s2_81">is set in both </span><span id="tu_81" class="t s6_81">sip </span><span id="tv_81" class="t s2_81">and </span><span id="tw_81" class="t s6_81">sie</span><span id="tx_81" class="t s2_81">. </span>
<span id="ty_81" class="t s2_81">These conditions for an interrupt trap to occur must be evaluated in a bounded amount of time </span>
<span id="tz_81" class="t s2_81">from when an interrupt becomes, or ceases to be, pending in </span><span id="t10_81" class="t s6_81">sip</span><span id="t11_81" class="t s2_81">, and must also be evaluated </span>
<span id="t12_81" class="t s2_81">immediately following the execution of an SRET instruction or an explicit write to a CSR on which </span>
<span id="t13_81" class="t s2_81">these interrupt trap conditions expressly depend (including </span><span id="t14_81" class="t s6_81">sip</span><span id="t15_81" class="t s2_81">, </span><span id="t16_81" class="t s6_81">sie </span><span id="t17_81" class="t s2_81">and </span><span id="t18_81" class="t s6_81">sstatus</span><span id="t19_81" class="t s2_81">). </span>
<span id="t1a_81" class="t s2_81">Interrupts to S-mode take priority over any interrupts to lower privilege modes. </span>
<span id="t1b_81" class="t s2_81">Each individual bit in register </span><span id="t1c_81" class="t s6_81">sip </span><span id="t1d_81" class="t s2_81">may be writable or may be read-only. </span><span id="t1e_81" class="t s2_81">When bit </span><span id="t1f_81" class="t s7_81">i </span><span id="t1g_81" class="t s2_81">in </span><span id="t1h_81" class="t s6_81">sip </span><span id="t1i_81" class="t s2_81">is </span>
<span id="t1j_81" class="t s2_81">writable, a pending interrupt </span><span id="t1k_81" class="t s7_81">i </span><span id="t1l_81" class="t s2_81">can be cleared by writing 0 to this bit. If interrupt </span><span id="t1m_81" class="t s7_81">i </span><span id="t1n_81" class="t s2_81">can become </span>
<span id="t1o_81" class="t s2_81">pending but bit </span><span id="t1p_81" class="t s7_81">i </span><span id="t1q_81" class="t s2_81">in </span><span id="t1r_81" class="t s6_81">sip </span><span id="t1s_81" class="t s2_81">is read-only, the implementation must provide some other mechanism for </span>
<span id="t1t_81" class="t s2_81">clearing the pending interrupt (which may involve a call to the execution environment). </span>
<span id="t1u_81" class="t s2_81">A bit in </span><span id="t1v_81" class="t s6_81">sie </span><span id="t1w_81" class="t s2_81">must be writable if the corresponding interrupt can ever become pending. Bits of </span><span id="t1x_81" class="t s6_81">sie </span>
<span id="t1y_81" class="t s2_81">that are not writable are read-only zero. </span>
<span id="t1z_81" class="t s2_81">The standard portions (bits 15:0) of registers </span><span id="t20_81" class="t s6_81">sip </span><span id="t21_81" class="t s2_81">and </span><span id="t22_81" class="t s6_81">sie </span><span id="t23_81" class="t s2_81">are formatted as shown in Figures </span><span id="t24_81" class="t s8_81">4.6 </span>
<span id="t25_81" class="t s2_81">and </span><span id="t26_81" class="t s8_81">4.7 </span><span id="t27_81" class="t s2_81">respectively. </span>
<span id="t28_81" class="t s3_81">15 </span><span id="t29_81" class="t s3_81">10 </span><span id="t2a_81" class="t s3_81">9 </span><span id="t2b_81" class="t s3_81">8 </span><span id="t2c_81" class="t s3_81">6 </span><span id="t2d_81" class="t s3_81">5 </span><span id="t2e_81" class="t s3_81">4 </span><span id="t2f_81" class="t s3_81">2 </span><span id="t2g_81" class="t s3_81">1 </span><span id="t2h_81" class="t s3_81">0 </span>
<span id="t2i_81" class="t s4_81">0 </span><span id="t2j_81" class="t s4_81">SEIP </span><span id="t2k_81" class="t s4_81">0 </span><span id="t2l_81" class="t s4_81">STIP </span><span id="t2m_81" class="t s4_81">0 </span><span id="t2n_81" class="t s4_81">SSIP </span><span id="t2o_81" class="t s4_81">0 </span>
<span id="t2p_81" class="t s4_81">6 </span><span id="t2q_81" class="t s4_81">1 </span><span id="t2r_81" class="t s4_81">3 </span><span id="t2s_81" class="t s4_81">1 </span><span id="t2t_81" class="t s4_81">3 </span><span id="t2u_81" class="t s4_81">1 </span><span id="t2v_81" class="t s4_81">1 </span>
<span id="t2w_81" class="t s2_81">Figure 4.6: Standard portion (bits 15:0) of </span><span id="t2x_81" class="t s6_81">sip</span><span id="t2y_81" class="t s2_81">. </span>
<span id="t2z_81" class="t s3_81">15 </span><span id="t30_81" class="t s3_81">10 </span><span id="t31_81" class="t s3_81">9 </span><span id="t32_81" class="t s3_81">8 </span><span id="t33_81" class="t s3_81">6 </span><span id="t34_81" class="t s3_81">5 </span><span id="t35_81" class="t s3_81">4 </span><span id="t36_81" class="t s3_81">2 </span><span id="t37_81" class="t s3_81">1 </span><span id="t38_81" class="t s3_81">0 </span>
<span id="t39_81" class="t s4_81">0 </span><span id="t3a_81" class="t s4_81">SEIE </span><span id="t3b_81" class="t s4_81">0 </span><span id="t3c_81" class="t s4_81">STIE </span><span id="t3d_81" class="t s4_81">0 </span><span id="t3e_81" class="t s4_81">SSIE </span><span id="t3f_81" class="t s4_81">0 </span>
<span id="t3g_81" class="t s4_81">6 </span><span id="t3h_81" class="t s4_81">1 </span><span id="t3i_81" class="t s4_81">3 </span><span id="t3j_81" class="t s4_81">1 </span><span id="t3k_81" class="t s4_81">3 </span><span id="t3l_81" class="t s4_81">1 </span><span id="t3m_81" class="t s4_81">1 </span>
<span id="t3n_81" class="t s2_81">Figure 4.7: Standard portion (bits 15:0) of </span><span id="t3o_81" class="t s6_81">sie</span><span id="t3p_81" class="t s2_81">. </span>
<span id="t3q_81" class="t s2_81">Bits </span><span id="t3r_81" class="t s6_81">sip</span><span id="t3s_81" class="t s2_81">.SEIP and </span><span id="t3t_81" class="t s6_81">sie</span><span id="t3u_81" class="t s2_81">.SEIE are the interrupt-pending and interrupt-enable bits for supervisor- </span>
<span id="t3v_81" class="t s2_81">level external interrupts. If implemented, SEIP is read-only in </span><span id="t3w_81" class="t s6_81">sip</span><span id="t3x_81" class="t s2_81">, and is set and cleared by the </span>
<span id="t3y_81" class="t s2_81" data-mappings='[[57,"fi"]]'>execution environment, typically through a platform-speciﬁc interrupt controller. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
