setactivelib work


alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/carry_and.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/carry_latch_and.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/carry_latch_or.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/carry_or.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/command_fifo.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/comparator.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/comparator_sel.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/comparator_sel_static.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/r_upsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/w_upsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/a_upsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/axi_upsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/ids_lite/EDK/hw/XilinxProcessorIPLib/pcores/axi_pcie_mm_s_v1_02_a/hdl/verilog/fifo.v

#AXI_dwidth_converter_v2_1
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v

alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v
alog -O2 -sve -l unisim -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v


#acom -O3 -work work -2002  -relax $dsn/../xilinx/fir_0251_Proc.srcs/sources_1/bd/core/ip/core_auto_cc_0/fifo_generator_v11_0/ramfifo/async_fifo.vhd
alog -O2 -sve   -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v
alog -O2 -sve   -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v
alog -O2 -sve   -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v


alog -O2 -sve   -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v


setactivelib work





