# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-19 19:57:22 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 275050
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35933' '-nowindow' '-style' 'windows' '-data' 'AAABEHicbY5LCsJAEETfKAZx4cIjuBT0BFm7jR9wK+InKGIHTRTc6FG9yVgjRhiwmulPVXUzDkgf3ns+aN6VEjLGih/c69ukjhhhbsTM9BlVaNXLtSXR6zLkhLEkp2IvZiBmxVFh3MRX0i/KhcI4U7JlIz5jLndb7p2Uq/q+/jphIc3kL8WGPJM/Z6RurZvQ0UahO8ZBU++PN+ANYEIhgA==' '-proj' '/data/vpulav2/Work/Jasper/outputReg/outputReg/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/outputReg/outputReg/.tmp/.initCmds.tcl' 'FPV_outputReg.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/outputReg/outputReg/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/outputReg.v
[-- (VERI-1482)] Analyzing Verilog file './/outputReg.v'
[INFO (VERI-1328)] .//outputReg.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//outputReg.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
[INFO (VERI-1328)] .//property.sva(1): analyzing included file './/defines.v'
% 
% # Elaborate design and properties
% elaborate -top outputReg
INFO (ISW003): Top module name is "outputReg".
[INFO (HIER-8002)] .//outputReg.v(90): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(10): port 'DEFAULT_CLOCK' is not connected on this instance
[INFO (VERI-1018)] .//property.sva(3): compiling module 'i_outputReg'
[INFO (VERI-1018)] .//outputReg.v(45): compiling module 'outputReg'
[WARN (VERI-1142)] .//outputReg.v(66): system task 'write' is ignored for synthesis
[WARN (VERI-1142)] .//outputReg.v(80): system task 'write' is ignored for synthesis
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_outputReg of module i_outputReg
[WARN (VDB-1013)] .//bindings.sva(10): input port 'DEFAULT_CLOCK' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 1. Use "get_design_info -list multiple_driven" for more information.
outputReg
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock DEFAULT_CLOCK
ERROR (ENL002): Unable to find signal "DEFAULT_CLOCK".

ERROR: problem encountered at line 20 in file FPV_outputReg.tcl

[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL018): The peak resident set memory use for this session was 0.454 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
