<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › misc › spear13xx_pcie_gadget.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spear13xx_pcie_gadget.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/misc/spear13xx_pcie_gadget.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 ST Microelectronics</span>
<span class="cm"> * Pratyush Anand&lt;pratyush.anand@st.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pci_regs.h&gt;</span>
<span class="cp">#include &lt;linux/configfs.h&gt;</span>
<span class="cp">#include &lt;mach/pcie.h&gt;</span>
<span class="cp">#include &lt;mach/misc_regs.h&gt;</span>

<span class="cp">#define IN0_MEM_SIZE	(200 * 1024 * 1024 - 1)</span>
<span class="cm">/* In current implementation address translation is done using IN0 only.</span>
<span class="cm"> * So IN1 start address and IN0 end address has been kept same</span>
<span class="cm">*/</span>
<span class="cp">#define IN1_MEM_SIZE	(0 * 1024 * 1024 - 1)</span>
<span class="cp">#define IN_IO_SIZE	(20 * 1024 * 1024 - 1)</span>
<span class="cp">#define IN_CFG0_SIZE	(12 * 1024 * 1024 - 1)</span>
<span class="cp">#define IN_CFG1_SIZE	(12 * 1024 * 1024 - 1)</span>
<span class="cp">#define IN_MSG_SIZE	(12 * 1024 * 1024 - 1)</span>
<span class="cm">/* Keep default BAR size as 4K*/</span>
<span class="cm">/* AORAM would be mapped by default*/</span>
<span class="cp">#define INBOUND_ADDR_MASK	(SPEAR13XX_SYSRAM1_SIZE - 1)</span>

<span class="cp">#define INT_TYPE_NO_INT	0</span>
<span class="cp">#define INT_TYPE_INTX	1</span>
<span class="cp">#define INT_TYPE_MSI	2</span>
<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">va_dbi_base</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">int_type</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
	<span class="n">ulong</span> <span class="n">requested_msi</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">configured_msi</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">bar0_size</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">bar0_rw_offset</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">va_bar0_address</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">configfs_subsystem</span> <span class="n">subsys</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="n">config</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pcie_gadget_target_attr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">configfs_attribute</span>	<span class="n">attr</span><span class="p">;</span>
	<span class="kt">ssize_t</span>		<span class="p">(</span><span class="o">*</span><span class="n">show</span><span class="p">)(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
						<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
	<span class="kt">ssize_t</span>		<span class="p">(</span><span class="o">*</span><span class="n">store</span><span class="p">)(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
						 <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
						 <span class="kt">size_t</span> <span class="n">count</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_dbi_access</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Enable DBI access */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_armisc</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AXI_OP_DBI_ACCESS_ID</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_armisc</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_awmisc</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AXI_OP_DBI_ACCESS_ID</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_awmisc</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_dbi_access</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable DBI access */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_armisc</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AXI_OP_DBI_ACCESS_ID</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_armisc</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_awmisc</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AXI_OP_DBI_ACCESS_ID</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">slv_awmisc</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spear_dbi_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">va_address</span><span class="p">;</span>

	<span class="cm">/* Enable DBI access */</span>
	<span class="n">enable_dbi_access</span><span class="p">(</span><span class="n">app_reg</span><span class="p">);</span>

	<span class="n">va_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">ulong</span><span class="p">)</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">va_address</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="cm">/* Disable DBI access */</span>
	<span class="n">disable_dbi_access</span><span class="p">(</span><span class="n">app_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spear_dbi_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">va_address</span><span class="p">;</span>

	<span class="cm">/* Enable DBI access */</span>
	<span class="n">enable_dbi_access</span><span class="p">(</span><span class="n">app_reg</span><span class="p">);</span>

	<span class="n">va_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">ulong</span><span class="p">)</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">va_address</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">va_address</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">va_address</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>

	<span class="cm">/* Disable DBI access */</span>
	<span class="n">disable_dbi_access</span><span class="p">(</span><span class="n">app_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define PCI_FIND_CAP_TTL	48</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_find_own_next_cap_ttl</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">pos</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cap</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">ttl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="o">*</span><span class="n">ttl</span><span class="p">)</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">pos</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pos</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pos</span> <span class="o">&lt;</span> <span class="mh">0x40</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">pos</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">3</span><span class="p">;</span>
		<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_CAP_LIST_ID</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mh">0xff</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">cap</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">pos</span><span class="p">;</span>
		<span class="n">pos</span> <span class="o">+=</span> <span class="n">PCI_CAP_LIST_NEXT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_find_own_next_cap</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">pos</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ttl</span> <span class="o">=</span> <span class="n">PCI_FIND_CAP_TTL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_find_own_next_cap_ttl</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">pos</span><span class="p">,</span> <span class="n">cap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ttl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_find_own_cap_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">hdr_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_STATUS</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_CAP_LIST</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hdr_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_HEADER_TYPE_NORMAL</span>:
	<span class="k">case</span> <span class="n">PCI_HEADER_TYPE_BRIDGE</span>:
		<span class="k">return</span> <span class="n">PCI_CAPABILITY_LIST</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_HEADER_TYPE_CARDBUS</span>:
		<span class="k">return</span> <span class="n">PCI_CB_CAPABILITY_LIST</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Tell if a device supports a given PCI capability.</span>
<span class="cm"> * Returns the address of the requested capability structure within the</span>
<span class="cm"> * device&#39;s PCI configuration space or 0 in case the device does not</span>
<span class="cm"> * support it. Possible values for @cap:</span>
<span class="cm"> *</span>
<span class="cm"> * %PCI_CAP_ID_PM	Power Management</span>
<span class="cm"> * %PCI_CAP_ID_AGP	Accelerated Graphics Port</span>
<span class="cm"> * %PCI_CAP_ID_VPD	Vital Product Data</span>
<span class="cm"> * %PCI_CAP_ID_SLOTID	Slot Identification</span>
<span class="cm"> * %PCI_CAP_ID_MSI	Message Signalled Interrupts</span>
<span class="cm"> * %PCI_CAP_ID_CHSWP	CompactPCI HotSwap</span>
<span class="cm"> * %PCI_CAP_ID_PCIX	PCI-X</span>
<span class="cm"> * %PCI_CAP_ID_EXP	PCI Express</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_find_own_capability</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">cap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pos</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdr_type</span><span class="p">;</span>

	<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_HEADER_TYPE</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hdr_type</span><span class="p">);</span>

	<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_find_own_cap_start</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">hdr_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pos</span><span class="p">)</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_find_own_next_cap</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">pos</span><span class="p">,</span> <span class="n">cap</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pos</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">spear_pcie_gadget_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * configfs interfaces show/store functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_link</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_status_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">XMLH_LINK_UP_ID</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;UP&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;DOWN&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_link</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sysfs_streq</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;UP&quot;</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">APP_LTSSM_ENABLE_ID</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sysfs_streq</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;DOWN&quot;</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">)</span>
				<span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">APP_LTSSM_ENABLE_ID</span><span class="p">),</span>
				<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_int_type</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">int_type</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_int_type</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cap</span><span class="p">,</span> <span class="n">vec</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">vector</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sysfs_streq</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;INTA&quot;</span><span class="p">))</span>
		<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sysfs_streq</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;MSI&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vector</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">requested_msi</span><span class="p">;</span>
		<span class="n">vec</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">vector</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vector</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">vec</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cap</span> <span class="o">=</span> <span class="n">pci_find_own_capability</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_CAP_ID_MSI</span><span class="p">);</span>
		<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">cap</span> <span class="o">+</span> <span class="n">PCI_MSI_FLAGS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_MSI_FLAGS_QMASK</span><span class="p">;</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">vec</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">cap</span> <span class="o">+</span> <span class="n">PCI_MSI_FLAGS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">strcpy</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">int_type</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_no_of_msi</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cap</span><span class="p">,</span> <span class="n">vec</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">vector</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">msg_status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CFG_MSI_EN_ID</span><span class="p">))</span>
			<span class="o">!=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CFG_MSI_EN_ID</span><span class="p">))</span>
		<span class="n">vector</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">cap</span> <span class="o">=</span> <span class="n">pci_find_own_capability</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_CAP_ID_MSI</span><span class="p">);</span>
		<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">cap</span> <span class="o">+</span> <span class="n">PCI_MSI_FLAGS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_MSI_FLAGS_QSIZE</span><span class="p">;</span>
		<span class="n">vec</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">vector</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">vec</span><span class="o">--</span><span class="p">)</span>
			<span class="n">vector</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">configured_msi</span> <span class="o">=</span> <span class="n">vector</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%lu&quot;</span><span class="p">,</span> <span class="n">vector</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_no_of_msi</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">requested_msi</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">requested_msi</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">config</span><span class="o">-&gt;</span><span class="n">requested_msi</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_inta</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">en</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">en</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYS_INT_ID</span><span class="p">),</span>
				<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYS_INT_ID</span><span class="p">),</span>
				<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_send_msi</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">vector</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ven_msi</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vector</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">configured_msi</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vector</span> <span class="o">&gt;=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">configured_msi</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ven_msi</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">ven_msi_1</span><span class="p">);</span>
	<span class="n">ven_msi</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VEN_MSI_FUN_NUM_MASK</span><span class="p">;</span>
	<span class="n">ven_msi</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">VEN_MSI_FUN_NUM_ID</span><span class="p">;</span>
	<span class="n">ven_msi</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VEN_MSI_TC_MASK</span><span class="p">;</span>
	<span class="n">ven_msi</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">VEN_MSI_TC_ID</span><span class="p">;</span>
	<span class="n">ven_msi</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VEN_MSI_VECTOR_MASK</span><span class="p">;</span>
	<span class="n">ven_msi</span> <span class="o">|=</span> <span class="n">vector</span> <span class="o">&lt;&lt;</span> <span class="n">VEN_MSI_VECTOR_ID</span><span class="p">;</span>

	<span class="cm">/* generating interrupt for msi vector */</span>
	<span class="n">ven_msi</span> <span class="o">|=</span> <span class="n">VEN_MSI_REQ_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ven_msi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">ven_msi_1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">ven_msi</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VEN_MSI_REQ_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ven_msi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">ven_msi_1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_vendor_id</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>

	<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_VENDOR_ID</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%x&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_vendor_id</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_VENDOR_ID</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_device_id</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>

	<span class="n">spear_dbi_read_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%x&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_device_id</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_bar0_size</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%lx&quot;</span><span class="p">,</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_bar0_size</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pos</span><span class="p">,</span> <span class="n">pos1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">no_of_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="cm">/* min bar size is 256 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;=</span> <span class="mh">0x100</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
	<span class="cm">/* max bar size is 1MB*/</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;=</span> <span class="mh">0x100000</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mh">0x100000</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pos1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">pos</span> <span class="o">&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pos</span> <span class="o">=</span> <span class="n">find_next_bit</span><span class="p">((</span><span class="n">ulong</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">size</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="n">pos</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pos</span> <span class="o">!=</span> <span class="mi">21</span><span class="p">)</span>
				<span class="n">pos1</span> <span class="o">=</span> <span class="n">pos</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pos</span><span class="o">++</span><span class="p">;</span>
			<span class="n">no_of_bit</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">no_of_bit</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">pos1</span><span class="o">--</span><span class="p">;</span>

		<span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pos1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCIE_BAR0_MASK_REG</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_bar0_address</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">address</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim0_mem_addr_start</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%x&quot;</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_bar0_address</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">address</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">address</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">address</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span><span class="p">);</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim0_mem_addr_start</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_bar0_rw_offset</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%lx&quot;</span><span class="p">,</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_rw_offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_bar0_rw_offset</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">offset</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_rw_offset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_show_bar0_data</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="n">ulong</span><span class="p">)</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span> <span class="o">+</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_rw_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%lx&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_store_bar0_data</span><span class="p">(</span>
		<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="p">(</span><span class="n">ulong</span><span class="p">)</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span> <span class="o">+</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_rw_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Attribute definitions.</span>
<span class="cm"> */</span>

<span class="cp">#define PCIE_GADGET_TARGET_ATTR_RO(_name)				\</span>
<span class="cp">static struct pcie_gadget_target_attr pcie_gadget_target_##_name =	\</span>
<span class="cp">	__CONFIGFS_ATTR(_name, S_IRUGO, pcie_gadget_show_##_name, NULL)</span>

<span class="cp">#define PCIE_GADGET_TARGET_ATTR_WO(_name)				\</span>
<span class="cp">static struct pcie_gadget_target_attr pcie_gadget_target_##_name =	\</span>
<span class="cp">	__CONFIGFS_ATTR(_name, S_IWUSR, NULL, pcie_gadget_store_##_name)</span>

<span class="cp">#define PCIE_GADGET_TARGET_ATTR_RW(_name)				\</span>
<span class="cp">static struct pcie_gadget_target_attr pcie_gadget_target_##_name =	\</span>
<span class="cp">	__CONFIGFS_ATTR(_name, S_IRUGO | S_IWUSR, pcie_gadget_show_##_name, \</span>
<span class="cp">			pcie_gadget_store_##_name)</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">int_type</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">no_of_msi</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_WO</span><span class="p">(</span><span class="n">inta</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_WO</span><span class="p">(</span><span class="n">send_msi</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">vendor_id</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">device_id</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">bar0_size</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">bar0_address</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">bar0_rw_offset</span><span class="p">);</span>
<span class="n">PCIE_GADGET_TARGET_ATTR_RW</span><span class="p">(</span><span class="n">bar0_data</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">configfs_attribute</span> <span class="o">*</span><span class="n">pcie_gadget_target_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_link</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_int_type</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_no_of_msi</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_inta</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_send_msi</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_vendor_id</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_device_id</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_bar0_size</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_bar0_address</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_bar0_rw_offset</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_gadget_target_bar0_data</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="o">*</span><span class="nf">to_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">config_item</span> <span class="o">*</span><span class="n">item</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">item</span> <span class="o">?</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">to_configfs_subsystem</span><span class="p">(</span><span class="n">to_config_group</span><span class="p">(</span><span class="n">item</span><span class="p">)),</span>
				<span class="k">struct</span> <span class="n">pcie_gadget_target</span><span class="p">,</span> <span class="n">subsys</span><span class="p">)</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Item operations and type for pcie_gadget_target.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_target_attr_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">config_item</span> <span class="o">*</span><span class="n">item</span><span class="p">,</span>
					   <span class="k">struct</span> <span class="n">configfs_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
					   <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">ssize_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="o">*</span><span class="n">target</span> <span class="o">=</span> <span class="n">to_target</span><span class="p">(</span><span class="n">item</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcie_gadget_target_attr</span> <span class="o">*</span><span class="n">t_attr</span> <span class="o">=</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">attr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pcie_gadget_target_attr</span><span class="p">,</span> <span class="n">attr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t_attr</span><span class="o">-&gt;</span><span class="n">show</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">t_attr</span><span class="o">-&gt;</span><span class="n">show</span><span class="p">(</span><span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pcie_gadget_target_attr_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">config_item</span> <span class="o">*</span><span class="n">item</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">configfs_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
					<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
					<span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">ssize_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="o">*</span><span class="n">target</span> <span class="o">=</span> <span class="n">to_target</span><span class="p">(</span><span class="n">item</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcie_gadget_target_attr</span> <span class="o">*</span><span class="n">t_attr</span> <span class="o">=</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">attr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pcie_gadget_target_attr</span><span class="p">,</span> <span class="n">attr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t_attr</span><span class="o">-&gt;</span><span class="n">store</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">t_attr</span><span class="o">-&gt;</span><span class="n">store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">configfs_item_operations</span> <span class="n">pcie_gadget_target_item_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">show_attribute</span>		<span class="o">=</span> <span class="n">pcie_gadget_target_attr_show</span><span class="p">,</span>
	<span class="p">.</span><span class="n">store_attribute</span>	<span class="o">=</span> <span class="n">pcie_gadget_target_attr_store</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">config_item_type</span> <span class="n">pcie_gadget_target_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ct_attrs</span>		<span class="o">=</span> <span class="n">pcie_gadget_target_attrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ct_item_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pcie_gadget_target_item_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ct_owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spear13xx_pcie_device_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_app_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">app_reg</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">;</span>

	<span class="cm">/*setup registers for outbound translation */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in0_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in0_mem_addr_start</span> <span class="o">+</span> <span class="n">IN0_MEM_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in0_mem_addr_limit</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in0_mem_addr_limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in1_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in1_mem_addr_start</span> <span class="o">+</span> <span class="n">IN1_MEM_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in1_mem_addr_limit</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in1_mem_addr_limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_io_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_io_addr_start</span> <span class="o">+</span> <span class="n">IN_IO_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_io_addr_limit</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_io_addr_limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg0_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg0_addr_start</span> <span class="o">+</span> <span class="n">IN_CFG0_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg0_addr_limit</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg0_addr_limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg1_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg1_addr_start</span> <span class="o">+</span> <span class="n">IN_CFG1_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg1_addr_limit</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_cfg1_addr_limit</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_msg_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_msg_addr_start</span> <span class="o">+</span> <span class="n">IN_MSG_SIZE</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_msg_addr_limit</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in0_mem_addr_start</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pom0_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in1_mem_addr_start</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pom1_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">in_io_addr_start</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pom_io_addr_start</span><span class="p">);</span>

	<span class="cm">/*setup registers for inbound translation */</span>

	<span class="cm">/* Keep AORAM mapped at BAR0 as default */</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span> <span class="o">=</span> <span class="n">INBOUND_ADDR_MASK</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCIE_BAR0_MASK_REG</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">INBOUND_ADDR_MASK</span><span class="p">);</span>
	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xC</span><span class="p">);</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">va_bar0_address</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">SPEAR13XX_SYSRAM1_BASE</span><span class="p">,</span>
			<span class="n">config</span><span class="o">-&gt;</span><span class="n">bar0_size</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SPEAR13XX_SYSRAM1_BASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim0_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim1_mem_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">INBOUND_ADDR_MASK</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">mem0_addr_offset_limit</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim_io_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim_io_addr_start</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">pim_rom_addr_start</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">DEVICE_TYPE_EP</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">MISCTRL_EN_ID</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">REG_TRANSLATION_ENABLE</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">app_ctrl_0</span><span class="p">);</span>
	<span class="cm">/* disable all rx interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">app_reg</span><span class="o">-&gt;</span><span class="n">int_mask</span><span class="p">);</span>

	<span class="cm">/* Select INTA as default*/</span>
	<span class="n">spear_dbi_write_reg</span><span class="p">(</span><span class="n">config</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spear_pcie_gadget_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res0</span><span class="p">,</span> <span class="o">*</span><span class="n">res1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="o">*</span><span class="n">target</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">config_item</span>		<span class="o">*</span><span class="n">cg_item</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">configfs_subsystem</span> <span class="o">*</span><span class="n">subsys</span><span class="p">;</span>

	<span class="cm">/* get resource for application registers*/</span>

	<span class="n">res0</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no resource defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">),</span>
				<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pcie gadget region already	claimed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* get resource for dbi registers*/</span>

	<span class="n">res1</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no resource defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_rel_res0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">),</span>
				<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pcie gadget region already	claimed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_rel_res0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">target</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">target</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;out of memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cg_item</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">subsys</span><span class="p">.</span><span class="n">su_group</span><span class="p">.</span><span class="n">cg_item</span><span class="p">;</span>
	<span class="n">sprintf</span><span class="p">(</span><span class="n">cg_item</span><span class="o">-&gt;</span><span class="n">ci_namebuf</span><span class="p">,</span> <span class="s">&quot;pcie_gadget.%d&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="n">cg_item</span><span class="o">-&gt;</span><span class="n">ci_type</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pcie_gadget_target_type</span><span class="p">;</span>
	<span class="n">config</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>
	<span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioremap</span><span class="p">(</span><span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
			<span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kzalloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">config</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioremap</span><span class="p">(</span><span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
			<span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iounmap_app</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">target</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no update irq?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iounmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">spear_pcie_gadget_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;pcie gadget interrupt IRQ%d already claimed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_iounmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Register configfs hooks */</span>
	<span class="n">subsys</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">subsys</span><span class="p">;</span>
	<span class="n">config_group_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">subsys</span><span class="o">-&gt;</span><span class="n">su_group</span><span class="p">);</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">subsys</span><span class="o">-&gt;</span><span class="n">su_mutex</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">configfs_register_subsystem</span><span class="p">(</span><span class="n">subsys</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * init basic pcie application registers</span>
<span class="cm">	 * do not enable clock if it is PCIE0.Ideally , all controller should</span>
<span class="cm">	 * have been independent from others with respect to clock. But PCIE1</span>
<span class="cm">	 * and 2 depends on PCIE0.So PCIE0 clk is provided during board init.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ideally CFG Clock should have been also enabled here. But</span>
<span class="cm">		 * it is done currently during board init routne</span>
<span class="cm">		 */</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;pcie1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:couldn&#39;t get clk for pcie1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:couldn&#39;t enable clk for pcie1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ideally CFG Clock should have been also enabled here. But</span>
<span class="cm">		 * it is done currently during board init routne</span>
<span class="cm">		 */</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;pcie2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:couldn&#39;t get clk for pcie2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:couldn&#39;t enable clk for pcie2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spear13xx_pcie_device_init</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="nl">err_iounmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span><span class="p">);</span>
<span class="nl">err_iounmap_app:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">);</span>
<span class="nl">err_kzalloc:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">target</span><span class="p">);</span>
<span class="nl">err_rel_res:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">));</span>
<span class="nl">err_rel_res0:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spear_pcie_gadget_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res0</span><span class="p">,</span> <span class="o">*</span><span class="n">res1</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">pcie_gadget_target</span> <span class="o">*</span><span class="n">target</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spear_pcie_gadget_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">res0</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">res1</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">target</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_dbi_base</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">va_app_base</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">));</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">));</span>
	<span class="n">configfs_unregister_subsystem</span><span class="p">(</span><span class="o">&amp;</span><span class="n">target</span><span class="o">-&gt;</span><span class="n">subsys</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">target</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spear_pcie_gadget_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spear_pcie_gadget_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spear_pcie_gadget_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">spear_pcie_gadget_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="n">spear_pcie_gadget_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie-gadget-spear&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">platform_bus_type</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">spear_pcie_gadget_driver</span><span class="p">);</span>

<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:pcie-gadget-spear&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Pratyush Anand&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
