{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Introduction\n",
    "In this tutorial we're going to build a finite-state-machine (FSM) from scratch, using Silicon.\n",
    "This will showcase a few important benefits of the Silicon framework compared to all other RTLs I'm aware of as well as give you a flavor of what's possible.\n",
    "Later, I'll explain how (and why) the built-in state-machine implementation of Silicon is different from what is shown here.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# What is an FSM?\n",
    "I'm not going to go into too much details about finite-state-machines, if you need an introduction, maybe the [Wikipedia page](https://en.wikipedia.org/wiki/Finite-state_machine) is a good starting point.\n",
    "\n",
    "In digital logic, we use FSMs for implementing sequential logic, and in recent years, almost exclusively, synchronous sequential logic. This is the context in which we are going to work as well.\n",
    "\n",
    "FSMs implement a set of states and a set of state-transitions. These state-transitions depend on both the current state of the machine as well as external stimuli. The transition happens when a 'clock' signals. Pretty simple.\n",
    "\n",
    "In the literature, there are two main types of FSMs mentioned:\n",
    "1. Mealy machines, which have an output that that depends on both the current state of the FSM as well as the input signals.\n",
    "2. Moore machines, which present their current state as their output.\n",
    "\n",
    "Here we're going to implement a Moore machine, but we will expose not only the current state, but the 'next state' as outputs. This allows for simple implementation of a Mealy type machine by attaching some combinational logic externally to the FSMs outputs.\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "TODO: add diagram!!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# How to describe an FSM?\n",
    "In RTL (in fact in most programming languages) FSMs are usually described as a case statement, where each case contains a set of if-then-else statements. Here's one example from [here](https://inst.eecs.berkeley.edu/~cs150/sp12/resources/FSM.pdf):\n",
    "\n",
    "```always@ ( * ) begin\n",
    "\tNextState = CurrentState;\n",
    "\tcase ( CurrentState )\n",
    "\t\tSTATE_Initial : begin\n",
    "\t\t\tNextState = STATE_1;\n",
    "\t\tend\n",
    "\t\tSTATE_1 : begin\n",
    "\t\t\tif ( A & B ) NextState = STATE_2;\n",
    "\t\tend\n",
    "\t\tSTATE_2 : begin\n",
    "\t\t\tif ( A ) NextState = STATE_3;\n",
    "\t\tend\n",
    "\t\tSTATE_3 : begin\n",
    "\t\t\tif (! A & B ) NextState = STATE_Initial;\n",
    "\t\t\telse if ( A & ! B ) NextState = STATE_4;\n",
    "\t\tend\n",
    "\t\tSTATE_4 : begin\n",
    "\t\tend\n",
    "\t\t// ---------------------------------------\n",
    "\t\t// Place - holder transitions\n",
    "\t\t// ---------------------------------------\n",
    "\t\tSTATE_5_PlaceHolder : begin\n",
    "\t\t\tNextState = STATE_Initial;\n",
    "\t\tend\n",
    "\t\tSTATE_6_PlaceHolder : begin\n",
    "\t\t\tNextState = STATE_Initial;\n",
    "\t\tend\n",
    "\t\tSTATE_7_PlaceHolder : begin\n",
    "\t\t\tNextState = STATE_Initial;\n",
    "\t\tend\n",
    "\t\t// ---------------------------------------\n",
    "\tendcase\n",
    "end\n",
    "```\n",
    "\n",
    "This actually only shows combinational part (the logic before the register), but you get the idea.\n",
    "\n",
    "There is another way of describing a state-machine, which is using a transition diagram.\n",
    "\n",
    "<<<TODO: add diagram>>>\n",
    "\n",
    "In this case, the focus is on the conditions under which various transitions happen.\n",
    "\n",
    "Of course the two descriptions are identical and the transformation from one to the other is not terribly difficult, can be confusing.\n",
    "\n",
    "Would it be nice if we could write our FSMs in a way that is as close to these diagrams as a text representation could be?\n",
    "\n",
    "Maintenance is another problem: there are many many ways of describing a state-machine in RTL:\n",
    "- one can use case statements\n",
    "- one could use if statements\n",
    "- one could use conditional operators (?: in SystemVerilog)\n",
    "- one could use a synchronous block for both the logic and the register or two different blocks\n",
    "\n",
    "There are probably other variations I haven't even though of. If there was a unified way of dealing with this within the language, that would make reading and maintaining someone else's code so much easier."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# The prerequisites\n",
    "Before we can start, let's set up Silicon"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "# This is needed for local setups only so Python finds Silicon \n",
    "import sys\n",
    "sys.path.append(\"..\")\n",
    "\n",
    "from silicon import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Basic ideas\n",
    "Let's get to work and try to figure out what we would want to do!\n",
    "\n",
    "The idea would be that the state-machine is represented - instead of a bunch of expressions embedded in a larger module - by a module instance alone.\n",
    "\n",
    "This module, let's call it MyFSM (why, will be clear by the end of the tutorial)! This module would need to be flexible enough to describe all FSMs we might want to implement.\n",
    "\n",
    "It should also have a nice interface to describe both the states as well as the state-transitions.\n",
    "\n",
    "Finally, it should be easy to embed it in a larger framework, that is to say, it's instantiation should be simple.\n",
    "\n",
    "Let's start with the intended use-case! It would be nice if we could do something, like this:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "class ModuleThatUsesAnFSM(Module):\n",
    "    def body(self):\n",
    "        fsm = MyFsm()\n",
    "        \n",
    "        # Do something with the state:\n",
    "        self.my_output = SomeLogic(fsm.state)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Of course, this is not enough. We would have to somehow describe both the states, the FSM can have as well as its state-transitions, which of course should depend on some inputs.\n",
    "\n",
    "State-transitions have the following generic format: if in <state A> and <condition> is true go to <state B>.\n",
    "\n",
    "Wouldn't it be nice, if we could augment the previous code with something like this?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "class ModuleThatUsesAnFSM(Module):\n",
    "    def body(self):\n",
    "        fsm = MyFsm()\n",
    "\n",
    "        # Add some state-transitions\n",
    "        fsm.add_transition(state_A, some_condition, state_B)\n",
    "        # Do something with the state:\n",
    "        self.my_output = SomeLogic(fsm.state)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's try to make this happen!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# The MyFSM module\n",
    "\n",
    "Let's start by declaring a module. We want this module to have a clock and a reset port, with an optional reset value as well. These are the same ports that a Reg object has, which we'll need for getting the 'register' part of the FSM work anyways."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This of course doesn't do much yet. The next step is to create the method for adding state-transitions, we've called `add_transition` above.\n",
    "\n",
    "What is important to realize here is that we can't really fill in the guts of MyFSM right in add_transition. There are two reasons for it. One is that `add_transition` can be called many many times in arbitrary order, so we can't really know if new state-transitions will be added. The second is that `add_transition` is called from the body of the module that instantiates MyFSM, which is not the right context to create sub-modules inside MyFSM: those would need to happen inside the body method of MyFSM.\n",
    "\n",
    "So, we'll need to somehow store the 'configuration' of the FSM as it is described by the various `add_transition` calls, store that inside MyFSM and use that info in the body method.\n",
    "\n",
    "I chose to store the state transitions in a dict-of-dicts. The outer dictionary associates starting, or current states to a set of state-transitions, originating from that state. The inner dict would associate an end-state with a condition.\n",
    "\n",
    "Let's call this construct `_state_transition_table`.\n",
    "\n",
    "The previous description essentially boils down to this: `_state_transition_table[<state A>][<state B>] = <condition>` describes a state transition from A to B of 'condition' is met.\n",
    "\n",
    "Building this structure within `add_transition` is not that difficult:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "\n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "A few comments are called for on this piece of code.\n",
    "\n",
    "We have to create a new `Input` port to accept the condition: The condition we feed to the module is in terms of an expression, which boils down to a piece of logic. This logic eventually terminates on an output port. This output power 'lives' in the context of the instantiation point, so we can't directly use it: we have to create an input and 'feed' the value through it. So really, the `_state_transition_table` contains the reference to our own freshly minted input port, and not directly to the condition.\n",
    "\n",
    "This input is bound to the actual condition port and, using the `setattr` call, assigned a name as well as added to the MyFSM instance dynamically.\n",
    "\n",
    "You already see here several things that are not normally possible in RTL languages, be it SystemVerilog or VHDL:\n",
    "1. We can introduce behaviors to modules though the introduction of new methods to module classes. \n",
    "2. Not only that, we are dynamically changing the *interface* of the module *instance* based on method calls on it. This is not even close to what generics allow in any of those languages.\n",
    "\n",
    "At this point the parent module, instantiating our FSM could create all the required state-transitions, by simply calling `add_transition` as many times as needed."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now, we can start focusing on the guts of our FSM: the `body()` method. We will follow the traditional implementation: an outer 'case' statement with a bunch of inner 'if' statements. In Silicon, these constructs map to variants of 'Select' group of modules. The pseudo-code we want to see should look something like this:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def body(self):\n",
    "    next_state <<= SelectOne(\n",
    "        current_state == state_A, SelectOne(\n",
    "            condition_A, state_A,\n",
    "            condition_B, state_B\n",
    "        ),\n",
    "        current_state == state_B, SelectOne(\n",
    "            condition_C, state_B,\n",
    "            condition_D, state_A\n",
    "        )\n",
    "    )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Our problem though is that we have the various selector and value inputs to these modules stored in the `_state_transition_table` member. Here we can take advantage of Pythons support for dynamically binding function call parameters to arguments. All we need to do is to create a list (or tuple) of all the arguments we want to pass to `SelectOne` and use the special `*` syntax to call the function. With that idea in mind, we can crawl the `_state_transition_table` data-structure, create these lists and pass them to the appropriate calls: "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "\n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n",
    "\n",
    "    def body(self) -> None:\n",
    "        # Variables holding the current and the next state\n",
    "        local_state = Wire()\n",
    "        local_next_state = Wire()\n",
    "\n",
    "        # Generate the outer (current state) and inner (next state) selectors\n",
    "        next_state_args = []\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            args = []\n",
    "            for new_state, condition_port in edges.items():\n",
    "                args += (condition_port, new_state)\n",
    "            condition_selector = SelectOne(*args)\n",
    "            next_state_args += (local_state == current_state, condition_selector)\n",
    "        local_next_state <<= SelectOne(*next_state_args)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We of course are still missing two important features: we haven't exposed the current and next state of the FSM to the outside world, and we haven't actually crated the register holding the state. That is easy to rectify though:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "    state = Output()\n",
    "    next_state = Output()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "\n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n",
    "\n",
    "    def body(self) -> None:\n",
    "        # Variables holding the current and the next state\n",
    "        local_state = Wire()\n",
    "        local_next_state = Wire()\n",
    "\n",
    "        # Generate the outer (current state) and inner (next state) selectors\n",
    "        next_state_args = []\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            args = []\n",
    "            for new_state, condition_port in edges.items():\n",
    "                args += (condition_port, new_state)\n",
    "            condition_selector = SelectOne(*args)\n",
    "            next_state_args += (local_state == current_state, condition_selector)\n",
    "        local_next_state <<= SelectOne(*next_state_args)\n",
    "        local_state <<= Reg(local_next_state)\n",
    "\n",
    "        self.next_state <<= local_next_state\n",
    "        self.state <<= local_state\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Notice what's happening here: not only did we change the interface of the module dynamically, we are generating the body of the module using code as well. This is something that 'generate' statements are used for in Verilog, but their use is somewhat limited. The fact that we can construct argument lists, use loops and - essentially - all the richness of Python to meta-program the instantiation of the sub-modules of our FSM is way more flexible than provided by those languages.\n",
    "\n",
    "At the same time, notice another thing: we are still only building a data-flow graph: our for loops are not 'converted' into RTL or unrolled into gates. What they simply do is to script (or meta-program) the creation of the actual data-flow objects, in this case the SelectOne instances."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "So far, so good, but it doesn't work, unfortunately. The reason for that is that there's a feedback-loop within the body of our FSM: the output of the register (`local_state`) influences what the value of `local_next_state` is going to be. Of course there's no surprise here, that's literally what FSM are for, but it poses a problem for the algorithm that tries to determine the types of all the ports and wires in our system.\n",
    "\n",
    "In this particular case, it can't, at least not without our help.\n",
    "\n",
    "We have to give it some starting point, for example by providing a type for local_state. But how? This is not information that is explicitly given to any MyFSM instance. We could however keep track of the minimum and maximum values of any state that is passed in to `add_transition`, and with the range-tracking feature of the Number type resolve this problem:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "    default_state = Input()\n",
    "    state = Output()\n",
    "    next_state = Output()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "        self._min_state_val = None\n",
    "        self._max_state_val = None\n",
    "\n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if self._min_state_val is None:\n",
    "            self._min_state_val = min(current_state, new_state)\n",
    "        else:\n",
    "            self._min_state_val = min(self._min_state_val, current_state, new_state)\n",
    "        if self._max_state_val is None:\n",
    "            self._max_state_val = max(current_state, new_state)\n",
    "        else:\n",
    "            self._max_state_val = max(self._min_state_val, current_state, new_state)\n",
    "\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n",
    "\n",
    "    def body(self) -> None:\n",
    "        # Variables holding the current and the next state\n",
    "        state_type = Number(min_val=self._min_state_val, max_val=self._max_state_val)\n",
    "        local_state = Wire(state_type)\n",
    "        local_next_state = Wire(state_type)\n",
    "\n",
    "        # Generate the outer (current state) and inner (next state) selectors\n",
    "        next_state_args = []\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            args = []\n",
    "            for new_state, condition_port in edges.items():\n",
    "                args += (condition_port, new_state)\n",
    "            condition_selector = SelectOne(*args)\n",
    "            next_state_args += (local_state == current_state, condition_selector)\n",
    "        local_next_state <<= SelectOne(*next_state_args)\n",
    "        local_state <<= Reg(local_next_state)\n",
    "\n",
    "        self.next_state <<= local_next_state\n",
    "        self.state <<= local_state\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can do a little better though: state machines have this nasty problem that not all possible states necessarily have state-transitions out of them. This is most likely due to the fact that the state-variable (the bits stored in the state-register) can have more possible values than the states required for the state-machine. If for whatever reason, the FSM enters one of those states (noise, cosmic rays, too many cats around, whatever), they will never get out of them. It would be nice to have a 'default state', the state-machine transitions into from any state, if no explicit transition is specified.\n",
    "\n",
    "The side-effect of this design choice of course is that now, we have to explicitly describe the conditions under which we *don't want to* change state.\n",
    "\n",
    "Since `SelectOne` modules already have a feature for a `default` port, that provides a default value if none of the input selectors are asserted, we simply have to provide a way to control what the value of those ports should be:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "    default_state = Input()\n",
    "    state = Output()\n",
    "    next_state = Output()\n",
    "    default_state = Input()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "        self._min_state_val = None\n",
    "        self._max_state_val = None\n",
    "\n",
    "    \n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if self._min_state_val is None:\n",
    "            self._min_state_val = min(current_state, new_state)\n",
    "        else:\n",
    "            self._min_state_val = min(self._min_state_val, current_state, new_state)\n",
    "        if self._max_state_val is None:\n",
    "            self._max_state_val = max(current_state, new_state)\n",
    "        else:\n",
    "            self._max_state_val = max(self._min_state_val, current_state, new_state)\n",
    "\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n",
    "\n",
    "    def body(self) -> None:\n",
    "        # Variables holding the current and the next state\n",
    "        state_type = Number(min_val=self._min_state_val, max_val=self._max_state_val)\n",
    "        local_state = Wire(state_type)\n",
    "        local_next_state = Wire(state_type)\n",
    "\n",
    "        # Generate the outer (current state) and inner (next state) selectors\n",
    "        next_state_args = []\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            args = []\n",
    "            for new_state, condition_port in edges.items():\n",
    "                args += (condition_port, new_state)\n",
    "            condition_selector = SelectOne(*args, default = self.default_state)\n",
    "            next_state_args += (local_state == current_state, condition_selector)\n",
    "        local_next_state <<= SelectOne(*next_state_args, default = self.default_state)\n",
    "        local_state <<= Reg(local_next_state)\n",
    "\n",
    "        self.next_state <<= local_next_state\n",
    "        self.state <<= local_state"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This took a while, but we did it! Now, it's time to put all the pieces together with a use-case that will also serve as our minimalistic test-bench."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# The checksum module\n",
    "Let's tackle something, not too complicated, but not trivial either! Let's say, we want to implement a checksum module. It has an input, which in each clock-cycle may present a new byte to be added to the checksum. We'll call it `data_in`. A qualification input (`data_in_valid`) will tell us if the data is indeed valid for that clock_cycle. The summation should terminate when the `data_last` input is asserted, at which point we'll provide the checksum on `data_out` and signal its validity by asserting `data_out_valid`.\n",
    "\n",
    "There are five states of the system (six, if the reset state is counted as well):\n",
    "\n",
    "    reset = 0\n",
    "    idle = 1\n",
    "    get_data = 2\n",
    "    get_wait = 3\n",
    "    get_first_data = 4\n",
    "    send_data = 5\n",
    "\n",
    "The state transitions are as follows:"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<<<TODO: add state-diagram>>>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This takes care of the control-plane. The data-plane is rather simple and contains an 8-bit accumulator. To reduce the latency of the system, the data-plane depends on the *next state* of the control-plane as opposed to the current state. This of course is a choice that can change from design to design, in this case however, I'll go with this approach.\n",
    "\n",
    "The operation of the data-plane based on the next state of the control-plane is as follows:\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<<<TODO: add state-diagram>>>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With all that, we're now ready to code up the checksum module (and it's test-bench):"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "////////////////////////////////////////////////////////////////////////////////\n",
      "// Checksum\n",
      "////////////////////////////////////////////////////////////////////////////////\n",
      "module Checksum (\n",
      "\tinput logic clk,\n",
      "\tinput logic rst,\n",
      "\tinput logic data_in_valid,\n",
      "\tinput logic data_last,\n",
      "\tinput logic [7:0] data_in,\n",
      "\toutput logic [7:0] data_out,\n",
      "\toutput logic data_out_valid\n",
      ");\n",
      "\n",
      "\tlogic [2:0] my_fsm_next_state;\n",
      "\tlogic [2:0] my_fsm_state;\n",
      "\tlogic [7:0] next_my_sum;\n",
      "\tlogic [7:0] my_sum;\n",
      "\n",
      "\tassign next_my_sum = my_fsm_next_state == 1'h0 ? 1'h0 : 8'b0 | my_fsm_next_state == 1'h1 ? 1'h0 : 8'b0 | my_fsm_next_state == 3'h4 ? data_in : 8'b0 | my_fsm_next_state == 2'h2 ? (my_sum + data_in)[7:0] : 8'b0 | my_fsm_next_state == 2'h3 ? my_sum : 8'b0 | my_fsm_next_state == 3'h5 ? (my_sum + data_in)[7:0] : 8'b0 | 'X;\n",
      "\talways_ff @(posedge clk) my_sum <= rst ? 8'b0 : next_my_sum;\n",
      "\tassign data_out_valid = my_fsm_state == 3'h5;\n",
      "\n",
      "\tMyFSM my_fsm (\n",
      "\t\t.clock_port(clk),\n",
      "\t\t.reset_port(rst),\n",
      "\t\t.reset_value(1'h0),\n",
      "\t\t.default_state(1'h1),\n",
      "\t\t.state(my_fsm_state),\n",
      "\t\t.next_state(my_fsm_next_state),\n",
      "\t\t.input_0_to_1(1'h1),\n",
      "\t\t.input_1_to_4(data_in_valid &  ~ data_last),\n",
      "\t\t.input_2_to_3( ~ data_in_valid),\n",
      "\t\t.input_2_to_2(data_in_valid &  ~ data_last),\n",
      "\t\t.input_3_to_3( ~ data_in_valid),\n",
      "\t\t.input_3_to_2(data_in_valid &  ~ data_last),\n",
      "\t\t.input_2_to_5(data_in_valid & data_last),\n",
      "\t\t.input_3_to_5(data_in_valid & data_last),\n",
      "\t\t.input_1_to_5(data_in_valid & data_last),\n",
      "\t\t.input_5_to_1( ~ data_in_valid),\n",
      "\t\t.input_5_to_4(data_in_valid &  ~ data_last),\n",
      "\t\t.input_5_to_5(data_in_valid & data_last),\n",
      "\t\t.input_4_to_3( ~ data_in_valid),\n",
      "\t\t.input_4_to_2(data_in_valid &  ~ data_last),\n",
      "\t\t.input_4_to_5(data_in_valid & data_last)\n",
      "\t);\n",
      "\n",
      "\tassign data_out = my_sum;\n",
      "endmodule\n",
      "\n",
      "\n",
      "////////////////////////////////////////////////////////////////////////////////\n",
      "// MyFSM\n",
      "////////////////////////////////////////////////////////////////////////////////\n",
      "module MyFSM (\n",
      "\tinput logic clock_port,\n",
      "\tinput logic reset_port,\n",
      "\tinput logic reset_value,\n",
      "\tinput logic default_state,\n",
      "\toutput logic [2:0] state,\n",
      "\toutput logic [2:0] next_state,\n",
      "\tinput logic input_0_to_1,\n",
      "\tinput logic input_1_to_4,\n",
      "\tinput logic input_2_to_3,\n",
      "\tinput logic input_2_to_2,\n",
      "\tinput logic input_3_to_3,\n",
      "\tinput logic input_3_to_2,\n",
      "\tinput logic input_2_to_5,\n",
      "\tinput logic input_3_to_5,\n",
      "\tinput logic input_1_to_5,\n",
      "\tinput logic input_5_to_1,\n",
      "\tinput logic input_5_to_4,\n",
      "\tinput logic input_5_to_5,\n",
      "\tinput logic input_4_to_3,\n",
      "\tinput logic input_4_to_2,\n",
      "\tinput logic input_4_to_5\n",
      ");\n",
      "\n",
      "\tlogic condition_port;\n",
      "\tlogic [2:0] condition_selector;\n",
      "\tlogic [2:0] local_next_state;\n",
      "\tlogic [2:0] local_state;\n",
      "\n",
      "\tassign condition_selector = input_4_to_3 ? 2'h3 : 3'b0 | input_4_to_2 ? 2'h2 : 3'b0 | input_4_to_5 ? 3'h5 : 3'b0 | default_state;\n",
      "\tassign local_next_state = local_state == 1'h0 ? input_0_to_1 ? 1'h1 : 1'b0 | default_state : 3'b0 | local_state == 1'h1 ? input_1_to_4 ? 3'h4 : 3'b0 | input_1_to_5 ? 3'h5 : 3'b0 | default_state : 3'b0 | local_state == 2'h2 ? input_2_to_3 ? 2'h3 : 3'b0 | input_2_to_2 ? 2'h2 : 3'b0 | input_2_to_5 ? 3'h5 : 3'b0 | default_state : 3'b0 | local_state == 2'h3 ? input_3_to_3 ? 2'h3 : 3'b0 | input_3_to_2 ? 2'h2 : 3'b0 | input_3_to_5 ? 3'h5 : 3'b0 | default_state : 3'b0 | local_state == 3'h5 ? input_5_to_1 ? 1'h1 : 3'b0 | input_5_to_4 ? 3'h4 : 3'b0 | input_5_to_5 ? 3'h5 : 3'b0 | default_state : 3'b0 | local_state == 3'h4 ? condition_selector : 3'b0 | default_state;\n",
      "\talways_ff @(posedge clock_port) local_state <= reset_port ? reset_value : local_next_state;\n",
      "\n",
      "\tassign condition_port = input_4_to_5;\n",
      "\tassign next_state = local_next_state;\n",
      "\tassign state = local_state;\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "class Checksum(Module):\n",
    "    # We're implementing a simple checksum module: get inputs until 'last', then output the sum of all received inputs\n",
    "    clk = ClkPort()\n",
    "    rst = RstPort()\n",
    "\n",
    "    data_in_valid = Input(logic)\n",
    "    data_last = Input(logic)\n",
    "    data_in = Input(Unsigned(8))\n",
    "    data_out = Output(Unsigned(8))\n",
    "    data_out_valid = Output(logic)\n",
    "\n",
    "    def body(self) -> None:\n",
    "        my_fsm = MyFSM()\n",
    "        self.my_fsm = my_fsm # Will need it during generate to save PDF\n",
    "\n",
    "        class States(object):\n",
    "            reset = 0\n",
    "            idle = 1\n",
    "            get_data = 2\n",
    "            get_wait = 3\n",
    "            get_first_data = 4\n",
    "            send_data = 5\n",
    "\n",
    "        my_fsm.reset_value <<= States.reset\n",
    "        my_fsm.default_state <<= States.idle\n",
    "\n",
    "        # You don't have to list transitions in any particular order. Do what makes sense for you\n",
    "        my_fsm.add_transition(States.reset, 1, States.idle) # Always enter idle from reset\n",
    "        my_fsm.add_transition(States.idle, self.data_in_valid & ~self.data_last, States.get_first_data)\n",
    "        my_fsm.add_transition(States.get_data, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_data, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_wait, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_wait, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.get_wait, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.idle, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.send_data, ~self.data_in_valid, States.idle)\n",
    "        my_fsm.add_transition(States.send_data, self.data_in_valid & ~self.data_last, States.get_first_data)\n",
    "        my_fsm.add_transition(States.send_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.get_first_data, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_first_data, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_first_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "\n",
    "        my_sum = Wire(Unsigned(8))\n",
    "        next_my_sum = Wire(Unsigned(8))\n",
    "        next_my_sum <<= SelectOne(\n",
    "            my_fsm.next_state == States.reset, 0,\n",
    "            my_fsm.next_state == States.idle, 0,\n",
    "            my_fsm.next_state == States.get_first_data, self.data_in,\n",
    "            my_fsm.next_state == States.get_data, (my_sum + self.data_in)[7:0],\n",
    "            my_fsm.next_state == States.get_wait, my_sum,\n",
    "            my_fsm.next_state == States.send_data, (my_sum + self.data_in)[7:0]\n",
    "        )\n",
    "        my_sum <<= Reg(next_my_sum)\n",
    "        self.data_out <<= my_sum\n",
    "        self.data_out_valid <<= my_fsm.state == States.send_data\n",
    "\n",
    "def checksum_gen():\n",
    "    top = Checksum()\n",
    "    netlist = elaborate(top)\n",
    "    rtl = StrStream()\n",
    "    netlist.generate(netlist, SystemVerilog(rtl))\n",
    "    print(rtl)\n",
    "\n",
    "#######################################################################\n",
    "# Test-bench\n",
    "#######################################################################\n",
    "\n",
    "def checksum_sim():\n",
    "    class Checksum_tb(Checksum):\n",
    "        def simulate(self):\n",
    "            def clk() -> int:\n",
    "                yield 10\n",
    "                self.clk <<= ~self.clk\n",
    "                yield 10\n",
    "                self.clk <<= ~self.clk\n",
    "                yield 0\n",
    "            \n",
    "            def send_packet(byte_cnt: int, wait_cnt: int, initial_sum: int = 0):\n",
    "                from random import randint\n",
    "                chksum = initial_sum\n",
    "                for idx in range(byte_cnt):\n",
    "                    data = randint(0, 255)\n",
    "                    chksum += data\n",
    "                    last = idx == byte_cnt - 1\n",
    "                    self.data_in <<= data\n",
    "                    self.data_in_valid <<= 1\n",
    "                    self.data_last <<= last\n",
    "                    yield from clk()\n",
    "                    if not last:\n",
    "                        for wait in range(wait_cnt):\n",
    "                            self.data_in_valid <<= 0\n",
    "                            yield from clk()\n",
    "                self.data_in_valid <<= 0\n",
    "                self.expected_checksum = chksum & 255\n",
    "\n",
    "            print(\"Simulation started\")\n",
    "            self.rst <<= 1\n",
    "            self.clk <<= 1\n",
    "            yield 10\n",
    "            for i in range(5):\n",
    "                yield from clk()\n",
    "            print(\"Reset removed\")\n",
    "            self.rst <<= 0\n",
    "            for i in range(5):\n",
    "                yield from clk()\n",
    "\n",
    "            yield from send_packet(5,0)\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "\n",
    "            for i in range(5):\n",
    "                yield from clk()\n",
    "\n",
    "            yield from send_packet(1,0)\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "            yield from send_packet(3,0)\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "            yield from send_packet(4,0)\n",
    "            self.data_in <<= 33\n",
    "            self.data_in_valid <<= 1\n",
    "            self.data_last <<= 0\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "            yield from send_packet(5,0,33)\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "            yield from send_packet(5,4)\n",
    "            yield from clk()\n",
    "            assert self.data_out_valid == 1\n",
    "            assert self.data_out == self.expected_checksum\n",
    "            print(\"Simulation ended\")\n",
    "\n",
    "    top = UseFSM_tb()\n",
    "    netlist = elaborate(top)\n",
    "    vcd_filename = \"checksum.vcd\"\n",
    "    netlist.simulate(vcd_filename)\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    checksum_gen()\n",
    "    #checksum_sim()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "TODO: fix tracer such that we don't need the . This is getting ridiculous!!!!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# But wait, there's more!\n",
    "I hope at this point you are convinced of the power of Silicon's approach to RTL: we've managed the library with a component that abstracts away all the complexities of creating state-machines. It provides a unified, simple-to-write and more importantly simple-to-read abstraction. We didn't need new keywords, didn't need to add anything to the language to accomplish this.\n",
    "\n",
    "But now that I've vet your appetite, let's do something really cool! What if we could get our FSM to generate pretty state-transition diagrams automatically. Can we do that?\n",
    "\n",
    "Of course we can! After all, this is all 'just' Python. It's a bit more involved, and requires a deeper understanding of the inner workings of Silicon, but it's certainly doable:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: Checksum.my_fsm at &lt;ipython&#45;input&#45;12&#45;52a68bb62e9d&gt;:111 Pages: 1 -->\n<svg width=\"1602pt\" height=\"281pt\"\n viewBox=\"0.00 0.00 1602.40 280.64\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 276.64)\">\n<title>Checksum.my_fsm at &lt;ipython&#45;input&#45;12&#45;52a68bb62e9d&gt;:111</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-276.64 1598.4,-276.64 1598.4,4 -4,4\"/>\n<!-- 0 -->\n<g id=\"node1\" class=\"node\">\n<title>0</title>\n<ellipse fill=\"black\" stroke=\"black\" cx=\"53.2\" cy=\"-70.64\" rx=\"7.2\" ry=\"7.2\"/>\n<text text-anchor=\"middle\" x=\"41\" y=\"-52.24\" font-family=\"Times,serif\" font-size=\"14.00\">0</text>\n</g>\n<!-- 1 -->\n<g id=\"node3\" class=\"node\">\n<title>1</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"145.4\" cy=\"-53.64\" rx=\"18\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"145.4\" y=\"-49.94\" font-family=\"Times,serif\" font-size=\"14.00\">1</text>\n</g>\n<!-- 0&#45;&gt;1 -->\n<g id=\"edge2\" class=\"edge\">\n<title>0&#45;&gt;1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M60.4,-69.47C72.01,-67.28 97.64,-62.45 117.56,-58.7\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"118.45,-62.09 127.63,-56.8 117.15,-55.21 118.45,-62.09\"/>\n<text text-anchor=\"middle\" x=\"93.9\" y=\"-68.44\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;h1</text>\n</g>\n<!-- __others__ -->\n<g id=\"node2\" class=\"node\">\n<title>__others__</title>\n<ellipse fill=\"gray\" stroke=\"black\" cx=\"53.2\" cy=\"-37.64\" rx=\"7.2\" ry=\"7.2\"/>\n<text text-anchor=\"middle\" x=\"23\" y=\"-19.24\" font-family=\"Times,serif\" font-size=\"14.00\">others</text>\n</g>\n<!-- __others__&#45;&gt;1 -->\n<g id=\"edge1\" class=\"edge\">\n<title>__others__&#45;&gt;1</title>\n<path fill=\"none\" stroke=\"black\" stroke-dasharray=\"5,2\" d=\"M60.4,-38.74C72.01,-40.8 97.64,-45.35 117.56,-48.88\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"117.17,-52.36 127.63,-50.66 118.39,-45.47 117.17,-52.36\"/>\n</g>\n<!-- 4 -->\n<g id=\"node4\" class=\"node\">\n<title>4</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"418.4\" cy=\"-142.64\" rx=\"18\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"418.4\" y=\"-138.94\" font-family=\"Times,serif\" font-size=\"14.00\">4</text>\n</g>\n<!-- 1&#45;&gt;4 -->\n<g id=\"edge3\" class=\"edge\">\n<title>1&#45;&gt;4</title>\n<path fill=\"none\" stroke=\"black\" d=\"M162.34,-60.3C168.28,-62.71 175.12,-65.39 181.4,-67.64 256.74,-94.64 347.3,-122.03 391.11,-134.97\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"390.37,-138.4 400.95,-137.86 392.35,-131.68 390.37,-138.4\"/>\n<text text-anchor=\"middle\" x=\"281.9\" y=\"-135.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; &#160;~ data_last</text>\n</g>\n<!-- 5 -->\n<g id=\"node5\" class=\"node\">\n<title>5</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1504.4\" cy=\"-119.64\" rx=\"18\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1504.4\" y=\"-115.94\" font-family=\"Times,serif\" font-size=\"14.00\">5</text>\n</g>\n<!-- 1&#45;&gt;5 -->\n<g id=\"edge4\" class=\"edge\">\n<title>1&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M163.52,-53.64C206.32,-53.64 321.42,-53.64 417.4,-53.64 417.4,-53.64 417.4,-53.64 1181.4,-53.64 1293.71,-53.64 1423.66,-92.65 1477.74,-110.69\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1476.63,-114.01 1487.22,-113.9 1478.87,-107.38 1476.63,-114.01\"/>\n<text text-anchor=\"middle\" x=\"763.4\" y=\"-57.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; data_last</text>\n</g>\n<!-- 4&#45;&gt;5 -->\n<g id=\"edge16\" class=\"edge\">\n<title>4&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M424.48,-159.76C429.66,-174.21 439.14,-194.29 454.4,-205.64 534.34,-265.13 574.34,-242.91 673.4,-253.64 790.85,-266.36 1192.64,-252.82 1270.4,-241.64 1360.46,-228.69 1397.77,-246.99 1468.4,-189.64 1481.86,-178.72 1490.59,-161.3 1495.97,-146.57\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1499.35,-147.51 1499.18,-136.92 1492.7,-145.3 1499.35,-147.51\"/>\n<text text-anchor=\"middle\" x=\"971.9\" y=\"-261.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; data_last</text>\n</g>\n<!-- 2 -->\n<g id=\"node6\" class=\"node\">\n<title>2</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"763.4\" cy=\"-193.64\" rx=\"18\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"763.4\" y=\"-189.94\" font-family=\"Times,serif\" font-size=\"14.00\">2</text>\n</g>\n<!-- 4&#45;&gt;2 -->\n<g id=\"edge15\" class=\"edge\">\n<title>4&#45;&gt;2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M435.14,-149.95C441.06,-152.43 447.93,-154.99 454.4,-156.64 555.7,-182.51 680.47,-190.42 734.87,-192.73\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"734.95,-196.24 745.08,-193.14 735.23,-189.25 734.95,-196.24\"/>\n<text text-anchor=\"middle\" x=\"554.9\" y=\"-190.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; &#160;~ data_last</text>\n</g>\n<!-- 3 -->\n<g id=\"node7\" class=\"node\">\n<title>3</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1180.4\" cy=\"-142.64\" rx=\"18\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1180.4\" y=\"-138.94\" font-family=\"Times,serif\" font-size=\"14.00\">3</text>\n</g>\n<!-- 4&#45;&gt;3 -->\n<g id=\"edge14\" class=\"edge\">\n<title>4&#45;&gt;3</title>\n<path fill=\"none\" stroke=\"black\" d=\"M436.7,-142.64C535.68,-142.64 1030.03,-142.64 1152.11,-142.64\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1152.13,-146.14 1162.13,-142.64 1152.13,-139.14 1152.13,-146.14\"/>\n<text text-anchor=\"middle\" x=\"763.4\" y=\"-146.44\" font-family=\"Times,serif\" font-size=\"14.00\"> ~ data_in_valid</text>\n</g>\n<!-- 5&#45;&gt;1 -->\n<g id=\"edge11\" class=\"edge\">\n<title>5&#45;&gt;1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1498.13,-102.69C1492.87,-88.67 1483.39,-69.37 1468.4,-58.64 1362.73,17.01 1311.36,-2.64 1181.4,-2.64 417.4,-2.64 417.4,-2.64 417.4,-2.64 325.97,-2.64 220.13,-31.03 172.27,-45.44\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"171.23,-42.1 162.7,-48.37 173.28,-48.79 171.23,-42.1\"/>\n<text text-anchor=\"middle\" x=\"763.4\" y=\"-6.44\" font-family=\"Times,serif\" font-size=\"14.00\"> ~ data_in_valid</text>\n</g>\n<!-- 5&#45;&gt;4 -->\n<g id=\"edge12\" class=\"edge\">\n<title>5&#45;&gt;4</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1486.32,-118.5C1480.62,-118.17 1474.24,-117.84 1468.4,-117.64 1380.45,-114.68 1358.4,-116.08 1270.4,-115.64 1190.4,-115.24 1170.39,-114.19 1090.4,-115.64 807.59,-120.75 736.46,-117.45 454.4,-138.64 451.84,-138.83 449.18,-139.07 446.51,-139.33\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"446.03,-135.86 436.46,-140.42 446.78,-142.82 446.03,-135.86\"/>\n<text text-anchor=\"middle\" x=\"971.9\" y=\"-122.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; &#160;~ data_last</text>\n</g>\n<!-- 5&#45;&gt;5 -->\n<g id=\"edge13\" class=\"edge\">\n<title>5&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1488.67,-128.5C1474.3,-140.7 1479.54,-155.64 1504.4,-155.64 1524.01,-155.64 1531.41,-146.34 1526.6,-136.42\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1529.17,-134.02 1520.13,-128.5 1523.75,-138.46 1529.17,-134.02\"/>\n<text text-anchor=\"middle\" x=\"1504.4\" y=\"-159.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; data_last</text>\n</g>\n<!-- 2&#45;&gt;5 -->\n<g id=\"edge7\" class=\"edge\">\n<title>2&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M780.95,-197.72C801.86,-202.64 839.03,-210.64 871.4,-213.64 1048.04,-230.01 1095.03,-229.4 1270.4,-202.64 1360.12,-188.95 1388.82,-196.29 1468.4,-152.64 1474.26,-149.42 1479.88,-144.99 1484.84,-140.42\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1487.4,-142.81 1492.01,-133.27 1482.46,-137.85 1487.4,-142.81\"/>\n<text text-anchor=\"middle\" x=\"1180.4\" y=\"-226.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; data_last</text>\n</g>\n<!-- 2&#45;&gt;2 -->\n<g id=\"edge6\" class=\"edge\">\n<title>2&#45;&gt;2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M745.88,-198.8C712.26,-211.43 718.1,-229.64 763.4,-229.64 803.92,-229.64 812.87,-215.07 790.24,-202.96\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"791.48,-199.68 780.92,-198.8 788.63,-206.07 791.48,-199.68\"/>\n<text text-anchor=\"middle\" x=\"763.4\" y=\"-233.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; &#160;~ data_last</text>\n</g>\n<!-- 2&#45;&gt;3 -->\n<g id=\"edge5\" class=\"edge\">\n<title>2&#45;&gt;3</title>\n<path fill=\"none\" stroke=\"black\" d=\"M781.61,-194.32C828.66,-195.86 963.17,-197.97 1072.4,-177.64 1101.1,-172.3 1132.73,-161.28 1154.1,-153.02\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1155.42,-156.27 1163.43,-149.34 1152.85,-149.75 1155.42,-156.27\"/>\n<text text-anchor=\"middle\" x=\"971.9\" y=\"-198.44\" font-family=\"Times,serif\" font-size=\"14.00\"> ~ data_in_valid</text>\n</g>\n<!-- 3&#45;&gt;5 -->\n<g id=\"edge10\" class=\"edge\">\n<title>3&#45;&gt;5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1198.71,-141.4C1251.69,-137.62 1411.9,-126.18 1476.23,-121.58\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1476.67,-125.06 1486.39,-120.86 1476.17,-118.08 1476.67,-125.06\"/>\n<text text-anchor=\"middle\" x=\"1378.4\" y=\"-137.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; data_last</text>\n</g>\n<!-- 3&#45;&gt;2 -->\n<g id=\"edge9\" class=\"edge\">\n<title>3&#45;&gt;2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1162.19,-141.96C1115.14,-140.43 980.63,-138.31 871.4,-158.64 842.7,-163.98 811.07,-175 789.7,-183.26\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"788.38,-180.01 780.37,-186.94 790.95,-186.53 788.38,-180.01\"/>\n<text text-anchor=\"middle\" x=\"971.9\" y=\"-162.44\" font-family=\"Times,serif\" font-size=\"14.00\">data_in_valid &amp; &#160;~ data_last</text>\n</g>\n<!-- 3&#45;&gt;3 -->\n<g id=\"edge8\" class=\"edge\">\n<title>3&#45;&gt;3</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1162.87,-148.14C1131.83,-160.75 1137.67,-178.64 1180.4,-178.64 1218.29,-178.64 1227.18,-164.58 1207.06,-152.6\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1208.45,-149.38 1197.93,-148.14 1205.38,-155.67 1208.45,-149.38\"/>\n<text text-anchor=\"middle\" x=\"1180.4\" y=\"-182.44\" font-family=\"Times,serif\" font-size=\"14.00\"> ~ data_in_valid</text>\n</g>\n</g>\n</svg>\n",
      "text/plain": [
       "<graphviz.dot.Digraph at 0x7fbae7558e80>"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# This is needed for local setups only so Python finds silicon \n",
    "import sys\n",
    "sys.path.append(\"..\")\n",
    "\n",
    "from silicon import *\n",
    "\n",
    "class MyFSM(Module):\n",
    "    clock_port = ClkPort()\n",
    "    reset_port = RstPort()\n",
    "    reset_value = RstValPort()\n",
    "    default_state = Input()\n",
    "    state = Output()\n",
    "    next_state = Output()\n",
    "    default_state = Input()\n",
    "\n",
    "    def construct(self) -> None:\n",
    "        self._state_transition_table = OrderedDict()\n",
    "        self._min_state_val = None\n",
    "        self._max_state_val = None\n",
    "\n",
    "    \n",
    "    def add_transition(self, current_state: Any, condition: Port, new_state: Any) -> None:\n",
    "        if self._min_state_val is None:\n",
    "            self._min_state_val = min(current_state, new_state)\n",
    "        else:\n",
    "            self._min_state_val = min(self._min_state_val, current_state, new_state)\n",
    "        if self._max_state_val is None:\n",
    "            self._max_state_val = max(current_state, new_state)\n",
    "        else:\n",
    "            self._max_state_val = max(self._min_state_val, current_state, new_state)\n",
    "\n",
    "        if current_state not in self._state_transition_table:\n",
    "            self._state_transition_table[current_state] = OrderedDict()\n",
    "        if new_state in self._state_transition_table[current_state]:\n",
    "            raise SyntaxErrorException(f\"State transition from {current_state} to {new_state} already exists in FSM {self}\")\n",
    "        port_name = f\"input_{current_state}_to_{new_state}\"\n",
    "        input = Input()\n",
    "        setattr(self, port_name, input)\n",
    "        input <<= condition\n",
    "        self._state_transition_table[current_state][new_state] = input\n",
    "\n",
    "    def body(self) -> None:\n",
    "        # Variables holding the current and the next state\n",
    "        state_type = Number(min_val=self._min_state_val, max_val=self._max_state_val)\n",
    "        local_state = Wire(state_type)\n",
    "        local_next_state = Wire(state_type)\n",
    "\n",
    "        # Generate the outer (current state) and inner (next state) selectors\n",
    "        next_state_args = []\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            args = []\n",
    "            for new_state, condition_port in edges.items():\n",
    "                args += (condition_port, new_state)\n",
    "            condition_selector = SelectOne(*args, default = self.default_state)\n",
    "            next_state_args += (local_state == current_state, condition_selector)\n",
    "        local_next_state <<= SelectOne(*next_state_args, default = self.default_state)\n",
    "        local_state <<= Reg(local_next_state)\n",
    "\n",
    "        self.next_state <<= local_next_state\n",
    "        self.state <<= local_state\n",
    "\n",
    "    def draw(self, scope: Module, netlist: 'Netlist', back_end: 'BackEnd') -> 'Digraph':\n",
    "        from graphviz import Digraph\n",
    "\n",
    "        f = Digraph(name = self._impl.get_diagnostic_name())\n",
    "\n",
    "        f.attr(rankdir='LR')\n",
    "\n",
    "        # Try to figure out the reset port\n",
    "        #TODO: FIXME: we should use XNets here!!!\n",
    "        reset_source = self.reset_value.source\n",
    "        while reset_source.source is not None:\n",
    "            reset_source = reset_source.source\n",
    "        if reset_source is not None and hasattr(reset_source.get_parent_module(), \"constant\"):\n",
    "            reset_value = reset_source.get_parent_module().constant.value\n",
    "            f.node(name=str(reset_value), xlabel=str(reset_value), shape=\"point\", height=\"0.2\")\n",
    "\n",
    "        # Try to figure out the default port\n",
    "        default_source = self.default_state.source\n",
    "        while default_source.source is not None:\n",
    "            default_source = default_source.source\n",
    "        if default_source is not None and hasattr(default_source.get_parent_module(), \"constant\"):\n",
    "            default_value = default_source.get_parent_module().constant.value\n",
    "            f.node(name=\"__others__\", xlabel=\"others\", shape=\"point\", fillcolor=\"gray\", style=\"dashed\", height=\"0.2\")\n",
    "            f.node(name=str(default_value), label=str(default_value), shape=\"circle\")\n",
    "            f.edge(\"__others__\", str(default_value), style=\"dashed\")\n",
    "\n",
    "        f.attr('node', shape='circle')\n",
    "        for current_state, edges in self._state_transition_table.items():\n",
    "            for new_state, condition_port in edges.items():\n",
    "                xnet = netlist.get_xnet_for_junction(condition_port)\n",
    "                condition_str, _ = xnet.get_rhs_expression(scope, back_end)\n",
    "                f.edge(str(current_state), str(new_state), label=condition_str)\n",
    "        return f\n",
    "\n",
    "#######################################################################\n",
    "# Checksum module\n",
    "#######################################################################\n",
    "\n",
    "class Checksum(Module):\n",
    "    # We're implementing a simple checksum module: get inputs until 'last', then output the sum of all received inputs\n",
    "    clk = ClkPort()\n",
    "    rst = RstPort()\n",
    "\n",
    "    data_in_valid = Input(logic)\n",
    "    data_last = Input(logic)\n",
    "    data_in = Input(Unsigned(8))\n",
    "    data_out = Output(Unsigned(8))\n",
    "    data_out_valid = Output(logic)\n",
    "\n",
    "    def body(self) -> None:\n",
    "        my_fsm = MyFSM()\n",
    "        self.my_fsm = my_fsm # Will need it during generate to save PDF\n",
    "\n",
    "        class States(object):\n",
    "            reset = 0\n",
    "            idle = 1\n",
    "            get_data = 2\n",
    "            get_wait = 3\n",
    "            get_first_data = 4\n",
    "            send_data = 5\n",
    "\n",
    "        my_fsm.reset_value <<= States.reset\n",
    "        my_fsm.default_state <<= States.idle\n",
    "\n",
    "        # You don't have to list transitions in any particular order. Do what makes sense for you\n",
    "        my_fsm.add_transition(States.reset, 1, States.idle) # Always enter idle from reset\n",
    "        my_fsm.add_transition(States.idle, self.data_in_valid & ~self.data_last, States.get_first_data)\n",
    "        my_fsm.add_transition(States.get_data, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_data, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_wait, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_wait, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.get_wait, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.idle, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.send_data, ~self.data_in_valid, States.idle)\n",
    "        my_fsm.add_transition(States.send_data, self.data_in_valid & ~self.data_last, States.get_first_data)\n",
    "        my_fsm.add_transition(States.send_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "        my_fsm.add_transition(States.get_first_data, ~self.data_in_valid, States.get_wait)\n",
    "        my_fsm.add_transition(States.get_first_data, self.data_in_valid & ~self.data_last, States.get_data)\n",
    "        my_fsm.add_transition(States.get_first_data, self.data_in_valid & self.data_last, States.send_data)\n",
    "\n",
    "        my_sum = Wire(Unsigned(8))\n",
    "        next_my_sum = Wire(Unsigned(8))\n",
    "        next_my_sum <<= SelectOne(\n",
    "            my_fsm.next_state == States.reset, 0,\n",
    "            my_fsm.next_state == States.idle, 0,\n",
    "            my_fsm.next_state == States.get_first_data, self.data_in,\n",
    "            my_fsm.next_state == States.get_data, (my_sum + self.data_in)[7:0],\n",
    "            my_fsm.next_state == States.get_wait, my_sum,\n",
    "            my_fsm.next_state == States.send_data, (my_sum + self.data_in)[7:0]\n",
    "        )\n",
    "        my_sum <<= Reg(next_my_sum)\n",
    "        self.data_out <<= my_sum\n",
    "        self.data_out_valid <<= my_fsm.state == States.send_data\n",
    "    def draw(self, netlist: 'Netlist', back_end: 'BackEnd') -> 'Digraph':\n",
    "        return self.my_fsm.draw(self, netlist, back_end)\n",
    "        \n",
    "def draw_graph():\n",
    "    top = Checksum()\n",
    "    netlist = elaborate(top)\n",
    "    rtl = StrStream()\n",
    "    netlist.generate(netlist, SystemVerilog(rtl))\n",
    "    return top.draw(netlist, SystemVerilog(rtl))    \n",
    "\n",
    "draw_graph()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# In closing\n",
    "Of course something as useful as FSMs should be part of the standard library, provided by Silicon and indeed they are. Silicon provides two FSM implementations.\n",
    "\n",
    "One, called `FSMLogic` encompasses only the combinational logic in front of a register in a Moore FSM. This can be combined with a custom register implementation (such as a clock-enabled register) to create a complete FSM.\n",
    "\n",
    "The other, called `FSM` additionally contains a register as well, very similarly to the one we've developed in this tutorial. The library-provided implementation also allows to replace the internal register instance (Reg by default) with another, user-provided one for added flexibility.\n",
    "\n",
    "If you look at the library implementation, you will see a lot more code then what we've seen here, but that's just how libraries work: they need to do a lot more sanity-checks, cover usage corner-cases then a one-off tutorial as this one."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# TODO:\n",
    "1. Clean up drawing: we shouldn't need to call generate on the netlist.\n",
    "2. explain drawing (and maybe more cleanup): figure out how to make it more clean and generic. Maybe even a way to generate Python expressions instead of SV ones.\n",
    "3. How should we handle Enums and state-names?\n",
    "4. Relative to the above: if Enums are used, how can we auto-determine port types? What if we have mixed state-types?\n",
    "5. Relative to the above: can we generate named states in VCD dumps?\n",
    "6. Show example of simulation."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5-final"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
