$date
	Sat Sep 06 21:27:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var reg 1 & even_odd $end
$var reg 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
0$
x#
0"
x!
$end
#2
0#
0%
#5
0&
1"
1$
#10
0"
0$
#12
1#
1%
#15
1&
1'
1!
1"
1$
#20
0"
0$
#25
0&
0'
0!
1"
1$
#30
0"
0$
#32
0#
0%
#35
1"
1$
#40
0"
0$
#42
1#
1%
#45
1&
1'
1!
1"
1$
#50
0"
0$
#52
0#
0%
#55
1"
1$
#60
0"
0$
#65
1"
1$
#70
0"
0$
#72
1#
1%
#75
0&
0'
0!
1"
1$
#80
0"
0$
#82
0#
0%
#85
1"
1$
#90
0"
0$
#95
1"
1$
#100
0"
0$
#105
1"
1$
#110
0"
0$
#112
