/*
 * Data version: 241217_073541
 *
 * Copyright (C) 2017-2025 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#include <types/array_size.h>
#include <stddef.h>
#include <device_clk.h>
#include <config.h>
#include <resource.h>
#include <clk.h>
#include <device.h>
#include <build_assert.h>
#include <soc/device.h>
#include <soc/am275x/clk_ids.h>
#include <soc/am275x/clocks.h>
#include <soc/am275x/devices.h>
#include <psc.h>

BUILD_ASSERT_GLOBAL(sizeof(dev_idx_t) == (size_t) 2, dev_idx_t_is_16bit);

#define AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0 0
#define AM275X_PSC_PD_GP_CORE 0
#define AM275X_PSC_PD_MAIN_SRAM0 1
#define AM275X_PSC_PD_MAIN_SRAM1 2
#define AM275X_PSC_PD_MAIN_SRAM2 3
#define AM275X_PSC_PD_R5SS_0 4
#define AM275X_PSC_PD_R5SS_1 5
#define AM275X_PSC_PD_C7X0 6
#define AM275X_PSC_PD_C7X1 7
#define AM275X_PSC_PD_PD_RSVD0 8
#define AM275X_PSC_PD_PD_RSVD1 9
#define AM275X_PSC_PD_PD_RSVD2 10
#define AM275X_PSC_PD_PD_RSVD3 11
#define AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON 0
#define AM275X_PSC_LPSC_LPSC_MAIN_DM 1
#define AM275X_PSC_LPSC_LPSC_MAIN_DM_PBIST0 2
#define AM275X_PSC_LPSC_LPSC_MAIN_MAIN2DM_ISO 3
#define AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_ISO 4
#define AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO 5
#define AM275X_PSC_LPSC_LPSC_MAIN_DM2CENTRAL_ISO 6
#define AM275X_PSC_LPSC_LPSC_MAIN_CENTRAL2DM_ISO 7
#define AM275X_PSC_LPSC_LPSC_MAIN_DM_PBIST1 8
#define AM275X_PSC_LPSC_LPSC_MAIN_TEST 9
#define AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS 10
#define AM275X_PSC_LPSC_LPSC_MAIN_PBIST0 11
#define AM275X_PSC_LPSC_LPSC_MAIN_USB0 12
#define AM275X_PSC_LPSC_LPSC_MAIN_USB0_ISO 13
#define AM275X_PSC_LPSC_LPSC_SMS_COM 14
#define AM275X_PSC_LPSC_LPSC_MAIN_TIFS 15
#define AM275X_PSC_LPSC_LPSC_MAIN_HSM 16
#define AM275X_PSC_LPSC_LPSC_MAIN_HSM_ISO 17
#define AM275X_PSC_LPSC_LPSC_MAIN_IP0 18
#define AM275X_PSC_LPSC_LPSC_MAIN_IP1 19
#define AM275X_PSC_LPSC_LPSC_MAIN_EMMC8B 20
#define AM275X_PSC_LPSC_LPSC_MAIN_CPSW 21
#define AM275X_PSC_LPSC_LPSC_MAIN_OSPI2_RSVD 22
#define AM275X_PSC_LPSC_LPSC_MAIN_MCAN0 23
#define AM275X_PSC_LPSC_LPSC_MAIN_MCAN1 24
#define AM275X_PSC_LPSC_LPSC_MAIN_MCAN2 25
#define AM275X_PSC_LPSC_LPSC_MAIN_MCAN3 26
#define AM275X_PSC_LPSC_LPSC_MAIN_MCAN4 27
#define AM275X_PSC_LPSC_LPSC_MAIN_OSPI0 28
#define AM275X_PSC_LPSC_LPSC_MAIN_OPSI1 29
#define AM275X_PSC_LPSC_LPSC_MAIN_HYPERBUS 30
#define AM275X_PSC_LPSC_LPSC_MAIN_SA3UL 31
#define AM275X_PSC_LPSC_LPSC_MAIN_MCASP0 32
#define AM275X_PSC_LPSC_LPSC_MAIN_MCASP1 33
#define AM275X_PSC_LPSC_LPSC_MAIN_MCASP2 34
#define AM275X_PSC_LPSC_LPSC_MAIN_MCASP3 35
#define AM275X_PSC_LPSC_LPSC_MAIN_MCASP4 36
#define AM275X_PSC_LPSC_LPSC_MAIN_ATL 37
#define AM275X_PSC_LPSC_LPSC_MAIN_ASRC0 38
#define AM275X_PSC_LPSC_LPSC_MAIN_ASRC1 39
#define AM275X_PSC_LPSC_LPSC_MAIN_MLB 40
#define AM275X_PSC_LPSC_LPSC_MAIN_ADC 41
#define AM275X_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD0 42
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_0_1 43
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST0 44
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST1 45
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_2_3 46
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST2 47
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST3 48
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_4_5 49
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST4 50
#define AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST5 51
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0 52
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE1 53
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_PBIST 54
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0 55
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE1 56
#define AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_PBIST 57
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X0_COMMON 58
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X0_CORE 59
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X0_PBIST 60
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X1_COMMON 61
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X1_CORE 62
#define AM275X_PSC_LPSC_LPSC_MAIN_C7X1_PBIST 63
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD0 64
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD1 65
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD2 66
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD3 67
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD1_RSVD0 68
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD1_RSVD1 69
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD2_RSVD0 70
#define AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD3_RSVD0 71
#define AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0 1
#define AM275X_PSC_PD_GP_CORE_CTL_MCU 0
#define AM275X_PSC_PD_PD_MCUSS 1
#define AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON 0
#define AM275X_PSC_LPSC_LPSC_MAIN2MCU_ISO 1
#define AM275X_PSC_LPSC_LPSC_DM2MCU_ISO 2
#define AM275X_PSC_LPSC_LPSC_DM2SAFE_ISO 3
#define AM275X_PSC_LPSC_LPSC_MCU2DM_ISO 4
#define AM275X_PSC_LPSC_LPSC_MCU_TEST 5
#define AM275X_PSC_LPSC_LPSC_MCU_R5 6
#define AM275X_PSC_LPSC_LPSC_MCU_MCANSS_0 7
#define AM275X_PSC_LPSC_LPSC_MCU_MCANSS_1 8
#define AM275X_PSC_LPSC_LPSC_MCU_COMMON 9
#define AM275X_PSC_LPSC_LPSC_MCU_PBIST 10

#define AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS 0
#define AM275X_DEV_AM275_DEBUG_INTROUTER_MAIN_0_CLOCKS 7
#define AM275X_DEV_AM275_MAIN_GPIO_INTROUTER_MAIN_0_CLOCKS 8
#define AM275X_DEV_AM275_MCU_GPIO_INTROUTER_WKUP_0_CLOCKS 0
#define AM275X_DEV_AM275_TIMESYNC_INTROUTER_MAIN_0_CLOCKS 9
#define AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS 10
#define AM275X_DEV_CXSTM500SS_MAIN_0_CLOCKS 33
#define AM275X_DEV_DCC2_MAIN_0_CLOCKS 36
#define AM275X_DEV_DCC2_MAIN_1_CLOCKS 49
#define AM275X_DEV_DCC2_MAIN_2_CLOCKS 62
#define AM275X_DEV_DCC2_MAIN_3_CLOCKS 75
#define AM275X_DEV_DCC2_MAIN_4_CLOCKS 88
#define AM275X_DEV_DCC2_MAIN_5_CLOCKS 101
#define AM275X_DEV_DCC2_MCU_0_CLOCKS 1
#define AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS 114
#define AM275X_DEV_DMSS_AM275_MAIN_0_BCDMA_0_CLOCKS 137
#define AM275X_DEV_DMSS_AM275_MAIN_0_CBASS_0_CLOCKS 138
#define AM275X_DEV_DMSS_AM275_MAIN_0_INTAGGR_0_CLOCKS 139
#define AM275X_DEV_DMSS_AM275_MAIN_0_IPCSS_0_CLOCKS 140
#define AM275X_DEV_DMSS_AM275_MAIN_0_PKTDMA_0_CLOCKS 141
#define AM275X_DEV_DMSS_AM275_MAIN_0_RINGACC_0_CLOCKS 0
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS 142
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS 158
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS 163
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS 179
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS 184
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS 200
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS 205
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS 221
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS 226
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS 242
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS 247
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS 263
#define AM275X_DEV_ECAP_MAIN_0_CLOCKS 268
#define AM275X_DEV_ECAP_MAIN_1_CLOCKS 269
#define AM275X_DEV_ECAP_MAIN_2_CLOCKS 270
#define AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS 271
#define AM275X_DEV_GTC_R10_WKUP_0_CLOCKS 14
#define AM275X_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS 280
#define AM275X_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS 26
#define AM275X_DEV_FSS_MAIN_0_FSAS_0_CLOCKS 281
#define AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS 282
#define AM275X_DEV_GPIO_144_MAIN_0_CLOCKS 292
#define AM275X_DEV_GPIO_144_MAIN_1_CLOCKS 293
#define AM275X_DEV_GPIO_144_MCU_0_CLOCKS 27
#define AM275X_DEV_K3_LED2VBUS_MAIN_0_CLOCKS 294
#define AM275X_DEV_K3_DDPA_MAIN_0_CLOCKS 296
#define AM275X_DEV_K3_EPWM_MAIN_0_CLOCKS 297
#define AM275X_DEV_K3_EPWM_MAIN_1_CLOCKS 298
#define AM275X_DEV_K3_EPWM_MAIN_2_CLOCKS 299
#define AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS 32
#define AM275X_DEV_MCANSS_MAIN_0_CLOCKS 300
#define AM275X_DEV_MCANSS_MAIN_1_CLOCKS 307
#define AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS 314
#define AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS 318
#define AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS 322
#define AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS 326
#define AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS 37
#define AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS 43
#define AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS 56
#define AM275X_DEV_USART_WKUP_0_CLOCKS 61
#define AM275X_DEV_MCRC64_MAIN_0_CLOCKS 330
#define AM275X_DEV_RTCSS_WKUP_0_CLOCKS 67
#define AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS 76
#define AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS 331
#define AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS 337
#define AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS 343
#define AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS 349
#define AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS 82
#define AM275X_DEV_AM275_MAIN_PSC_WRAP_MAIN_0_CLOCKS 355
#define AM275X_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS 90
#define AM275X_DEV_SPI_MAIN_0_CLOCKS 357
#define AM275X_DEV_SPI_MAIN_1_CLOCKS 363
#define AM275X_DEV_SPI_MAIN_2_CLOCKS 369
#define AM275X_DEV_SPI_MAIN_3_CLOCKS 375
#define AM275X_DEV_SPI_MAIN_4_CLOCKS 381
#define AM275X_DEV_USART_MAIN_0_CLOCKS 387
#define AM275X_DEV_SPINLOCK256_MAIN_0_CLOCKS 393
#define AM275X_DEV_USART_MAIN_1_CLOCKS 394
#define AM275X_DEV_USART_MAIN_2_CLOCKS 400
#define AM275X_DEV_USART_MAIN_3_CLOCKS 406
#define AM275X_DEV_USART_MAIN_4_CLOCKS 412
#define AM275X_DEV_USART_MAIN_5_CLOCKS 418
#define AM275X_DEV_BOARD_0_CLOCKS 424
#define AM275X_DEV_USART_MAIN_6_CLOCKS 598
#define AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS 604
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS 92
#define AM275X_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS 615
#define AM275X_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS 618
#define AM275X_DEV_AM275_MCU_16FF_MCU_0_CLOCKS 100
#define AM275X_DEV_DCC2_MAIN_6_CLOCKS 619
#define AM275X_DEV_MCASP_MAIN_0_CLOCKS 632
#define AM275X_DEV_MCASP_MAIN_1_CLOCKS 680
#define AM275X_DEV_MCASP_MAIN_2_CLOCKS 728
#define AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS 776
#define AM275X_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS 781
#define AM275X_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS 782
#define AM275X_DEV_CPT2_AGGREGATOR32_R5SS_CLK2_CLOCKS 783
#define AM275X_DEV_DCC2_MCU_1_CLOCKS 104
#define AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS 784
#define AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_CORE_0_CLOCKS 790
#define AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS 791
#define AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS 798
#define AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS 807
#define AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS 815
#define AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS 825
#define AM275X_DEV_DCC2_MAIN_7_CLOCKS 843
#define AM275X_DEV_DCC2_MAIN_8_CLOCKS 856
#define AM275X_DEV_ATL_MAIN_0_CLOCKS 869
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_0_CLOCKS 1043
#define AM275X_DEV_MCASP_MAIN_3_CLOCKS 1053
#define AM275X_DEV_MCASP_MAIN_4_CLOCKS 1101
#define AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS 1149
#define AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS 1153
#define AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_CORE_0_CLOCKS 1159
#define AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS 1160
#define AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS 1167
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS 1176
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS 1192
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS 1197
#define AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS 1213
#define AM275X_DEV_ECAP_MAIN_3_CLOCKS 1218
#define AM275X_DEV_ECAP_MAIN_4_CLOCKS 1219
#define AM275X_DEV_ECAP_MAIN_5_CLOCKS 1220
#define AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS 1221
#define AM275X_DEV_FSS_MAIN_0_OSPI_1_CLOCKS 1233
#define AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS 1240
#define AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS 1250
#define AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS 1532
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_IP_0_CLOCKS 1814
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_1_CLOCKS 1824
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_0_CLOCKS 1834
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_1_CLOCKS 1844
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_2_CLOCKS 1854
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_3_CLOCKS 1864
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_4_CLOCKS 1874
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_5_CLOCKS 1884
#define AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_RET_RAM_CLOCKS 1894
#define AM275X_DEV_MCANSS_MAIN_2_CLOCKS 1904
#define AM275X_DEV_MCANSS_MAIN_3_CLOCKS 1911
#define AM275X_DEV_MCANSS_MAIN_4_CLOCKS 1918
#define AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS 1925
#define AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS 1930
#define AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS 1934
#define AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS 1938
#define AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS 1942
#define AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS 1946
#define AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS 1950
#define AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE0_CLOCKS 1954
#define AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE1_CLOCKS 1956
#define AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE0_CLOCKS 1958
#define AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE1_CLOCKS 1960
#define AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_0_CLOCKS 1962
#define AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_1_CLOCKS 1963
#define AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_0_CLOCKS 1964
#define AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_1_CLOCKS 1965
#define AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS 1966
#define AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS 1974
#define AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS 1982
#define AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS 1990
#define AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS 1998
#define AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS 2006
#define AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS 2010
#define AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS 2014
#define AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS 2018
#define AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS 2022

static const struct dev_data am275x_dev_adc12fc_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ADC,
	},
	.dev_clk_idx		= AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_debug_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_DEBUG_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_main_gpio_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_MAIN_GPIO_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_mcu_gpio_introuter_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_MCU_GPIO_INTROUTER_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_am275_timesync_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_TIMESYNC_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_cpsw_3guss_am62l_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_CPSW,
	},
	.dev_clk_idx		= AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
	.n_clocks		= 23,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_cxstm500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= AM275X_DEV_CXSTM500SS_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_3_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_4_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_5_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_sms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_SMS_COM,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MCU_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_debugss_k3_wrap_cv0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,
	.n_clocks		= 23,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_bcdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_BCDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_cbass_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_CBASS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_intaggr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_INTAGGR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_ipcss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_IPCSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_pktdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_PKTDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmss_am275_main_0_ringacc_0 __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP1,
	},
	.dev_clk_idx		= AM275X_DEV_DMSS_AM275_MAIN_0_RINGACC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_DMSC,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_emmcsd8ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_EMMC8B,
	},
	.dev_clk_idx		= AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_gtc_r10_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_esm_am67_main_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_esm_am64_mcu_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_fss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_main_0_fsas_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_OPSI1,
	},
	.dev_clk_idx		= AM275X_DEV_FSS_MAIN_0_FSAS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_main_0_ospi_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_OPSI1,
	},
	.dev_clk_idx		= AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_gpio_144_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_GPIO_144_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_gpio_144_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_GPIO_144_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_gpio_144_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_GPIO_144_MCU_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_k3_led2vbus_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_K3_LED2VBUS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_ddpa_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_K3_DDPA_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_epwm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_EPWM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_epwm_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_EPWM_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_epwm_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_EPWM_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3vtm_n16ffc_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_mailbox8_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcanss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCAN0,
	},
	.dev_clk_idx		= AM275X_DEV_MCANSS_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcanss_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCAN1,
	},
	.dev_clk_idx		= AM275X_DEV_MCANSS_MAIN_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_wkup_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_usart_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_mcrc64_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MCRC64_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rtcss_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_RTCSS_WKUP_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_pulsar_ul_wkup_0_cortex_r5_ss_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_pulsar_ul_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_pulsar_ul_wkup_0_R5_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
	},
	.dev_clk_idx		= AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_rti_cfg1_main_r5_0_core0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rti_cfg1_main_r5_0_core1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rti_cfg1_main_r5_1_core0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rti_cfg1_main_r5_1_core1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rti_cfg1_wkup_dm_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static struct psc_data am275x_am275_main_psc_wrap_main_0_data __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct psc_pd_data am275x_am275_main_psc_wrap_main_0_pd_data[AM275X_PSC_PD_PD_RSVD3 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM275X_PSC_PD_GP_CORE] =    {
		.flags	= PSC_PD_EXISTS,
	},
	[AM275X_PSC_PD_MAIN_SRAM0] = {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_MAIN_SRAM1] = {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_MAIN_SRAM2] = {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_R5SS_0] =     {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_R5SS_1] =     {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_C7X0] =	     {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_C7X1] =	     {
		.depends	= AM275X_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_PD_RSVD0] =   {
		.flags	= PSC_PD_EXISTS,
	},
	[AM275X_PSC_PD_PD_RSVD1] =   {
		.flags	= PSC_PD_EXISTS,
	},
	[AM275X_PSC_PD_PD_RSVD2] =   {
		.flags	= PSC_PD_EXISTS,
	},
	[AM275X_PSC_PD_PD_RSVD3] =   {
		.flags	= PSC_PD_EXISTS,
	},
};
static struct psc_pd am275x_am275_main_psc_wrap_main_0_powerdomains[AM275X_PSC_PD_PD_RSVD3 + 1] __attribute__((__section__(".bss.devgroup.MAIN")));
static const dev_idx_t dev_list_LPSC_main_alwayson[23] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_MAIN_GPIOMUX_INTROUTER0,
	AM275X_DEV_TIMESYNC_EVENT_INTROUTER0,
	AM275X_DEV_CPT2_AGGR1,
	AM275X_DEV_DCC0,
	AM275X_DEV_DCC1,
	AM275X_DEV_DCC2,
	AM275X_DEV_DCC3,
	AM275X_DEV_DCC4,
	AM275X_DEV_DCC5,
	AM275X_DEV_DCC6,
	AM275X_DEV_DCC7,
	AM275X_DEV_DCC8,
	AM275X_DEV_WKUP_TIMER0,
	AM275X_DEV_WKUP_TIMER1,
	AM275X_DEV_ESM0,
	AM275X_DEV_GPIO0,
	AM275X_DEV_GPIO1,
	AM275X_DEV_WKUP_GTC0,
	AM275X_DEV_DDPA0,
	AM275X_DEV_WKUP_VTM0,
	AM275X_DEV_WKUP_I2C0,
	AM275X_DEV_WKUP_RTCSS0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_debugss[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_DBG_INTROUTER0,
	AM275X_DEV_STM0,
	AM275X_DEV_DEBUGSS_WRAP0,
	AM275X_DEV_DEBUGSS0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_ip0[49] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_CPT2_AGGR0,
	AM275X_DEV_CPT2_AGGR2,
	AM275X_DEV_TIMER0,
	AM275X_DEV_TIMER1,
	AM275X_DEV_TIMER10,
	AM275X_DEV_TIMER11,
	AM275X_DEV_TIMER12,
	AM275X_DEV_TIMER13,
	AM275X_DEV_TIMER14,
	AM275X_DEV_TIMER15,
	AM275X_DEV_TIMER2,
	AM275X_DEV_TIMER3,
	AM275X_DEV_TIMER4,
	AM275X_DEV_TIMER5,
	AM275X_DEV_TIMER6,
	AM275X_DEV_TIMER7,
	AM275X_DEV_TIMER8,
	AM275X_DEV_TIMER9,
	AM275X_DEV_ECAP0,
	AM275X_DEV_ECAP1,
	AM275X_DEV_ECAP2,
	AM275X_DEV_ECAP3,
	AM275X_DEV_ECAP4,
	AM275X_DEV_ECAP5,
	AM275X_DEV_EPWM0,
	AM275X_DEV_EPWM1,
	AM275X_DEV_EPWM2,
	AM275X_DEV_MCRC64_0,
	AM275X_DEV_I2C0,
	AM275X_DEV_I2C1,
	AM275X_DEV_I2C2,
	AM275X_DEV_I2C3,
	AM275X_DEV_I2C4,
	AM275X_DEV_I2C5,
	AM275X_DEV_I2C6,
	AM275X_DEV_MCSPI0,
	AM275X_DEV_MCSPI1,
	AM275X_DEV_MCSPI2,
	AM275X_DEV_MCSPI3,
	AM275X_DEV_MCSPI4,
	AM275X_DEV_UART0,
	AM275X_DEV_UART1,
	AM275X_DEV_UART2,
	AM275X_DEV_UART3,
	AM275X_DEV_UART4,
	AM275X_DEV_UART5,
	AM275X_DEV_UART6,
	AM275X_DEV_WKUP_UART0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_ip1[7] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_DMASS0_BCDMA_0,
	AM275X_DEV_DMASS0_CBASS_0,
	AM275X_DEV_DMASS0_INTAGGR_0,
	AM275X_DEV_DMASS0_IPCSS_0,
	AM275X_DEV_DMASS0_PKTDMA_0,
	AM275X_DEV_DMASS0_RINGACC_0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_opsi1[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_FSS1_FSAS_0,
	AM275X_DEV_FSS1_HYPERBUS1P0_0,
	AM275X_DEV_FSS1_OSPI_0,
	AM275X_DEV_FSS1_OSPI_1,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_r5ss0_core0[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_R5FSS0_CORE0,
	AM275X_DEV_RL2_OF_CBA4_0,
	AM275X_DEV_RTI0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_r5ss0_core1[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_R5FSS0_CORE1,
	AM275X_DEV_RL2_OF_CBA4_1,
	AM275X_DEV_RTI1,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_r5ss1_core0[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_R5FSS1_CORE0,
	AM275X_DEV_RL2_OF_CBA4_2,
	AM275X_DEV_RTI2,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_r5ss1_core1[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM275X_DEV_R5FSS1_CORE1,
	AM275X_DEV_RL2_OF_CBA4_3,
	AM275X_DEV_RTI3,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am275x_am275_main_psc_wrap_main_0_mod_data[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD3_RSVD0 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_WKUP_R5FSS0_CORE0,
			AM275X_DEV_WKUP_RTI0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM_PBIST0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_WKUP_PBIST0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MAIN2DM_ISO] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_ISO] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO] = {
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM2CENTRAL_ISO] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_SMS_COM,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_CENTRAL2DM_ISO] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DM_PBIST1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_TEST] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_debugss,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PBIST0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_USB0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_USB0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_USB0_ISO] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_USB0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MAIN_USB0_ISO_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_SMS_COM] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_SMS0,
			AM275X_DEV_SPINLOCK0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_TIFS] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_SMS_COM,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_HSM] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_TIFS,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_HSM_ISO] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_HSM,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_IP0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_ip0,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_IP1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_ip1,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_EMMC8B] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MMCSD0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_CPSW] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_CPSW0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_OSPI2_RSVD] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCAN0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCAN0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCAN1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCAN1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCAN2] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCAN2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCAN3] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCAN3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCAN4] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCAN4,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_OSPI0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_FSS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_OPSI1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_opsi1,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_HYPERBUS] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_OPSI1,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_FSS1_HYPERBUS1P0_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SA3UL] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_SMS_COM,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCASP0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCASP0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCASP1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCASP1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCASP2] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCASP2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCASP3] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCASP3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MCASP4] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MCASP4,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_ATL] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_ATL0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_ASRC0] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_AASRC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_ASRC1] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_AASRC1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_MLB] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_MLB0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_ADC] =		{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_ADC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD0] =	{
		.powerdomain		= AM275X_PSC_PD_GP_CORE,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_0_1] =		{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST0] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST1] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST4,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_2_3] =		{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST2] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST5,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST3] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST6,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_4_5] =		{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM2,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST4] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM2,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST7,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST5] =	{
		.powerdomain		= AM275X_PSC_PD_MAIN_SRAM2,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST8,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_r5ss0_core0,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE1] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_r5ss0_core1,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_PBIST] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_r5ss1_core0,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE1] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_r5ss1_core1,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_PBIST] =	{
		.powerdomain		= AM275X_PSC_PD_R5SS_1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_PBIST2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X0_COMMON] =	{
		.powerdomain		= AM275X_PSC_PD_C7X0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V0_CORE0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X0_CORE] =		{
		.powerdomain		= AM275X_PSC_PD_C7X0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_COMMON,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V0_C7XV_CORE_0,
			AM275X_DEV_RTI4,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X0_PBIST] =	{
		.powerdomain		= AM275X_PSC_PD_C7X0,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_COMMON,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V0_PBIST,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X1_COMMON] =	{
		.powerdomain		= AM275X_PSC_PD_C7X1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V1_CORE0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X1_CORE] =		{
		.powerdomain		= AM275X_PSC_PD_C7X1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_COMMON,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V1_C7XV_CORE_0,
			AM275X_DEV_RTI5,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_C7X1_PBIST] =	{
		.powerdomain		= AM275X_PSC_PD_C7X1,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_COMMON,
		.lpsc_dev.dev_array	=		{
			AM275X_DEV_C7X256V1_PBIST,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD0] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD1] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD2] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD0_RSVD3] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD0,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD1_RSVD0] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD1,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD1_RSVD1] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD1,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD2_RSVD0] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD2,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD3_RSVD0] =	{
		.powerdomain		= AM275X_PSC_PD_PD_RSVD3,
		.lpsc_dev.dev_array	=		{
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
};
static struct lpsc_module am275x_am275_main_psc_wrap_main_0_modules[AM275X_PSC_LPSC_LPSC_MAIN_PDRSVD3_RSVD0 + 1] __attribute__((__section__(".bss.devgroup.MAIN")));
static const u8 am275x_dev_am275_main_psc_wrap_main_0_resources[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x00400000),
};
static const struct psc_drv_data am275x_dev_am275_main_psc_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.data					= &am275x_am275_main_psc_wrap_main_0_data,
	.pd_data				= am275x_am275_main_psc_wrap_main_0_pd_data,
	.powerdomains				= am275x_am275_main_psc_wrap_main_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am275x_am275_main_psc_wrap_main_0_pd_data),
	.mod_data				= am275x_am275_main_psc_wrap_main_0_mod_data,
	.modules				= am275x_am275_main_psc_wrap_main_0_modules,
	.module_count				= ARRAY_SIZE(am275x_am275_main_psc_wrap_main_0_mod_data),
	.psc_idx				= 0,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM275X_DEV_AM275_MAIN_PSC_WRAP_MAIN_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_00,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am275x_dev_am275_main_psc_wrap_main_0_resources,
	},
};
static struct psc_data am275x_sam62a_mcu_psc_wrap_wkup_0_data __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct psc_pd_data am275x_sam62a_mcu_psc_wrap_wkup_0_pd_data[AM275X_PSC_PD_PD_MCUSS + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM275X_PSC_PD_GP_CORE_CTL_MCU] = {
		.depends	= AM275X_PSC_PD_PD_MCUSS,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM275X_PSC_PD_PD_MCUSS] =	  {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
};
static struct psc_pd am275x_sam62a_mcu_psc_wrap_wkup_0_powerdomains[AM275X_PSC_PD_PD_MCUSS + 1] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const dev_idx_t dev_list_LPSC_mcu_alwayson[6] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	AM275X_DEV_MCU_MCU_GPIOMUX_INTROUTER0,
	AM275X_DEV_MCU_DCC0,
	AM275X_DEV_MCU_DCC1,
	AM275X_DEV_WKUP_ESM0,
	AM275X_DEV_MCU_GPIO0,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am275x_sam62a_mcu_psc_wrap_wkup_0_mod_data[AM275X_PSC_LPSC_LPSC_MCU_PBIST + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON] = {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_list	= dev_list_LPSC_mcu_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM275X_PSC_LPSC_LPSC_MAIN2MCU_ISO] = {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_DM2MCU_ISO] =   {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_DM2SAFE_ISO] =  {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MCU2DM_ISO] =   {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_DM2SAFE_ISO,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_TEST] =     {
		.powerdomain		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_DM2SAFE_ISO,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_R5] =	      {
		.powerdomain		= AM275X_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_MCANSS_0] = {
		.powerdomain		= AM275X_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_MCANSS_1] = {
		.powerdomain		= AM275X_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_COMMON] =   {
		.powerdomain		= AM275X_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM275X_PSC_LPSC_LPSC_MCU_PBIST] =    {
		.powerdomain		= AM275X_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM275X_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=     {
			AM275X_DEV_WKUP_PBIST1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
};
static struct lpsc_module am275x_sam62a_mcu_psc_wrap_wkup_0_modules[AM275X_PSC_LPSC_LPSC_MCU_PBIST + 1] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const u8 am275x_dev_sam62a_mcu_psc_wrap_wkup_0_resources[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x04000000),
};
static const struct psc_drv_data am275x_dev_sam62a_mcu_psc_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.data					= &am275x_sam62a_mcu_psc_wrap_wkup_0_data,
	.pd_data				= am275x_sam62a_mcu_psc_wrap_wkup_0_pd_data,
	.powerdomains				= am275x_sam62a_mcu_psc_wrap_wkup_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am275x_sam62a_mcu_psc_wrap_wkup_0_pd_data),
	.mod_data				= am275x_sam62a_mcu_psc_wrap_wkup_0_mod_data,
	.modules				= am275x_sam62a_mcu_psc_wrap_wkup_0_modules,
	.module_count				= ARRAY_SIZE(am275x_sam62a_mcu_psc_wrap_wkup_0_mod_data),
	.psc_idx				= 1,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM275X_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_01,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am275x_dev_sam62a_mcu_psc_wrap_wkup_0_resources,
	},
};
static const struct dev_data am275x_dev_spi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_SPI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_spi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_SPI_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_spi_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_SPI_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_spi_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_SPI_MAIN_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_spi_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_SPI_MAIN_4_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_spinlock256_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_SMS_COM,
	},
	.dev_clk_idx		= AM275X_DEV_SPINLOCK256_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_4_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_5_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_board_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_BOARD_0_CLOCKS,
	.n_clocks		= 174,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usart_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_USART_MAIN_6_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_usb2ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_USB0,
	},
	.dev_clk_idx		= AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DM_PBIST0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_sam62a_debug_main_cell_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= AM275X_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_sam62_dm_wakeup_deepsleep_sources_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_main_usb0_iso_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_USB0_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_mcu_16ff_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_MCU_16FF_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_dcc2_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_6_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCASP0,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP_MAIN_0_CLOCKS,
	.n_clocks		= 48,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCASP1,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP_MAIN_1_CLOCKS,
	.n_clocks		= 48,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCASP2,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP_MAIN_2_CLOCKS,
	.n_clocks		= 48,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_clk_32k_rc_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_cpt2_aggregator32_main_dm_clk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_cpt2_aggregator32_main_sysclk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_cpt2_aggregator32_r5ss_clk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_CPT2_AGGREGATOR32_R5SS_CLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MCU_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am275x_dev_rti_cfg1_main_C7_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_CORE,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_c7xv_core_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_CORE,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_CORE_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_c7xv_corepac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_COMMON,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_clec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_clock_control_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_debug_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_gic500ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_0_main_0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_wkup_clkout_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcu_obsclk_mux_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_obsclk0_mux_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_7_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dcc2_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM275X_DEV_DCC2_MAIN_8_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_atl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ATL,
	},
	.dev_clk_idx		= AM275X_DEV_ATL_MAIN_0_CLOCKS,
	.n_clocks		= 174,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_PBIST,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCASP3,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP_MAIN_3_CLOCKS,
	.n_clocks		= 48,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCASP4,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP_MAIN_4_CLOCKS,
	.n_clocks		= 48,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rti_cfg1_main_C7_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_CORE,
	},
	.dev_clk_idx		= AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_c7xv_core_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_CORE,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_CORE_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_c7xv_corepac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_COMMON,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_clec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_clock_control_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_debug_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_gic500ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_am275_c7xv_wrap_1_main_0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_C7X1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_C7X1_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_12 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_13 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_14 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
	.n_clocks		= 16,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_dmtimer_dmc1ms_main_15 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_ecap_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_ECAP_MAIN_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_main_0_hyperbus1p0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_HYPERBUS,
	},
	.dev_clk_idx		= AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_main_0_misc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_main_0_ospi_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_OPSI1,
	},
	.dev_clk_idx		= AM275X_DEV_FSS_MAIN_0_OSPI_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_fss_of_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_OSPI0,
	},
	.dev_clk_idx		= AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_aasrc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ASRC0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
	.n_clocks		= 282,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_aasrc_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_ASRC1,
	},
	.dev_clk_idx		= AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
	.n_clocks		= 282,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_ip_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_PBIST0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_IP_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_r5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_PBIST,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST0,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST1,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST2,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_2_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST3,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_3_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM2,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST4,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_4_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_MAIN_SRAM2,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_SRAM_PBIST5,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_5_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_k3_pbist_8c28p_4bit_wrap_ret_ram __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= AM275X_PSC_PD_PD_MCUSS,
		.mod		= AM275X_PSC_LPSC_LPSC_MCU_PBIST,
	},
	.dev_clk_idx		= AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_RET_RAM_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcanss_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCAN2,
	},
	.dev_clk_idx		= AM275X_DEV_MCANSS_MAIN_2_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcanss_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCAN3,
	},
	.dev_clk_idx		= AM275X_DEV_MCANSS_MAIN_3_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcanss_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MCAN4,
	},
	.dev_clk_idx		= AM275X_DEV_MCANSS_MAIN_4_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mlbss2p0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_MLB,
	},
	.dev_clk_idx		= AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mshsi2c_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_GP_CORE,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_IP0,
	},
	.dev_clk_idx		= AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_0_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_1_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_pulsar_sl_main_1_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_main_r5_0_core0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_main_r5_0_core1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_0,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS0_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_main_r5_1_core0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE0,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_main_r5_1_core1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM275X_PSC_INST_AM275_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM275X_PSC_PD_R5SS_1,
		.mod		= AM275X_PSC_LPSC_LPSC_MAIN_R5SS1_CORE1,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_tagram_0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_tagram_0_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_tagram_1_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_rl2_of_cba4_tagram_1_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp0_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp1_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp2_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp3_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp4_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp0_local_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp1_local_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp2_local_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp3_local_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am275x_dev_mcasp4_local_auxclk_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};

static const struct dev_clk_data MCU_WAKEUP_dev_clk_data[117] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	DEV_CLK(AM275X_DEV_AM275_MCU_GPIO_INTROUTER_WKUP_0_CLOCKS,		AM275X_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC1_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC2_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC4_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC5_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC6_CLK,
		CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_INPUT01_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DCC2_MCU_0_CLOCKS,					AM275X_DEV_MCU_DCC0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_GTC0_GTC_CLK,
		    CLK_AM275X_MAIN_GTCCLK_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		       1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,	2,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK, 1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_GTC0_VBUSP_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       4,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_GTC_R10_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       4,
		       1),
	DEV_CLK(AM275X_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_ESM0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_GPIO_144_MCU_0_CLOCKS,				AM275X_DEV_MCU_GPIO0_MMR_CLK,
		    CLK_AM275X_MCU_GPIO0_CLKSEL_OUT0,
		    4,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_GPIO_144_MCU_0_CLOCKS,			AM275X_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,	16,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_GPIO_144_MCU_0_CLOCKS,			AM275X_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       12,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_GPIO_144_MCU_0_CLOCKS,			AM275X_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		       4,
		       3),
	DEV_CLK(AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_VTM0_FIX_REF2_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_VTM0_FIX_REF_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_VTM0_VBUSP_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       4,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       4,
		       1),
	DEV_CLK_MUX(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_I2C0_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_I2C0_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       4,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       4,
		       1),
	DEV_CLK(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_I2C0_PISCL,
		CLK_AM275X_BOARD_0_WKUP_I2C0_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_I2C0_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_I2C0_PORSCL,
		       CLK_AM275X_MSHSI2C_WKUP_0_PORSCL),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_HCLK_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    2,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       2,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       2,
		       1),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK,
		    CLK_AM275X_WKUP_TIMERCLKN_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		       1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT02,
		       CLK_AM275X_WKUP_CLKSEL_OUT0,
		       2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		       1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       7),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_TIMER0_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,			AM275X_DEV_WKUP_TIMER1_TIMER_HCLK_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    2,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,			AM275X_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       2,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,			AM275X_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       2,
		       1),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,			AM275X_DEV_WKUP_TIMER1_TIMER_TCLK_CLK,
		CLK_AM275X_WKUP_TIMER1_CASCADE_OUT0,
		1),
	DEV_CLK(AM275X_DEV_USART_WKUP_0_CLOCKS,					AM275X_DEV_WKUP_UART0_FCLK_CLK,
		CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_USART_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_UART0_VBUSP_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       4,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       4,
		       1),
	DEV_CLK_MUX(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK,
		    CLK_AM275X_RTC_CLK_SEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		       1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       1),
	DEV_CLK(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,					AM275X_DEV_WKUP_RTCSS0_JTAG_WRCK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_VCLK_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    8,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       8,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTCSS_WKUP_0_CLOCKS,				AM275X_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       8,
		       1),
	DEV_CLK_MUX(AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,			AM275X_DEV_WKUP_R5FSS0_CORE0_CPU_CLK,
		    CLK_AM275X_WKUP_CLKSEL_R5FSS_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,			AM275X_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		       1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,			AM275X_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       1,
		       1),
	DEV_CLK(AM275X_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,			AM275X_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_AM275X_WKUP_CLKSEL_R5FSS_OUT0,
		1),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_RTI_CLK,
		    CLK_AM275X_WKUP_WWDTCLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		       1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		       1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       3),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_VBUSP_CLK,
		    CLK_AM275X_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       4,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,			AM275X_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       4,
		       1),
	DEV_CLK(AM275X_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_PSC0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,			AM275X_DEV_WKUP_PSC0_SLOW_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS,		AM275X_DEV_WKUP_PBIST0_CLK8_CLK,
		CLK_AM275X_WKUP_CLKSEL_OUT0,
		4),
	DEV_CLK(AM275X_DEV_AM275_MCU_16FF_MCU_0_CLOCKS,				AM275X_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV24_CLK_CLK,
		24),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_CLKSRC0_CLK,
		CLK_AM275X_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_CLKSRC1_CLK,
		CLK_AM275X_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_CLKSRC5_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_CLKSRC6_CLK,
		CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_INPUT01_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DCC2_MCU_1_CLOCKS,					AM275X_DEV_MCU_DCC1_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
};
static struct dev_clk MCU_WAKEUP_dev_clk[117] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct dev_clk_data MAIN_dev_clk_data[2026] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	DEV_CLK_MUX(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,										    AM275X_DEV_ADC0_ADC_CLK,
		    CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,										    AM275X_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,										    AM275X_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_AM275X_BOARD_0_HFOSC1_CLK_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,
		       AM275X_DEV_ADC0_ADC_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,										    AM275X_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       3),
	DEV_CLK(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_ADC0_SYS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_ADC12FC_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_ADC0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_AM275_DEBUG_INTROUTER_MAIN_0_CLOCKS,										    AM275X_DEV_DBG_INTROUTER0_INTR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_MAIN_GPIO_INTROUTER_MAIN_0_CLOCKS,									    AM275X_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_TIMESYNC_INTROUTER_MAIN_0_CLOCKS,									    AM275X_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_CPPI_CLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_CPTS_RFT_CLK,
		    CLK_AM275X_MAIN_CPSW_CPTS_CLK_SEL_OUT0,										    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,
		       AM275X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,								    1,
		       7),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_GMII1_MR_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_GMII1_MT_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_GMII2_MR_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_GMII2_MT_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_GMII_RFT_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		2),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_RGMII_MHZ_250_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_RGMII_MHZ_50_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		5),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_RGMII_MHZ_5_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		50),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_RMII1_MHZ_50_CLK,
		CLK_AM275X_BOARD_0_RMII1_REF_CLK_OUT,
		1),
	DEV_CLK(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,										    AM275X_DEV_CPSW0_RMII2_MHZ_50_CLK,
		CLK_AM275X_BOARD_0_RMII2_REF_CLK_OUT,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,									    AM275X_DEV_CPSW0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0),
	DEV_CLK_OUTPUT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,									    AM275X_DEV_CPSW0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1),
	DEV_CLK_OUTPUT(AM275X_DEV_CPSW_3GUSS_AM62L_MAIN_0_CLOCKS,									    AM275X_DEV_CPSW0_MDIO_MDCLK_O,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_MDIO_MDCLK_O),
	DEV_CLK(AM275X_DEV_CXSTM500SS_MAIN_0_CLOCKS,											    AM275X_DEV_STM0_ATB_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_CXSTM500SS_MAIN_0_CLOCKS,											    AM275X_DEV_STM0_CORE_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_CXSTM500SS_MAIN_0_CLOCKS,											    AM275X_DEV_STM0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC1_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC2_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC4_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC5_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC6_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_CLKSRC7_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_0_CLOCKS,												    AM275X_DEV_DCC0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC0_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC1_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC2_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC4_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC5_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC6_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_CLKSRC7_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_1_CLOCKS,												    AM275X_DEV_DCC1_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC1_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC2_CLK,
		CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC3_CLK,
		CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC5_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC6_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_RMII2_REF_CLK_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_2_CLOCKS,												    AM275X_DEV_DCC2_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC1_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC2_CLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC3_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC4_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_CLKSRC5_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_3_CLOCKS,												    AM275X_DEV_DCC3_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC1_CLK,
		CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC2_CLK,
		CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC4_CLK,
		CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC5_CLK,
		CLK_AM275X_BOARD_0_RMII1_REF_CLK_OUT,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC6_CLK,
		CLK_AM275X_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_CLKSRC7_CLK,
		CLK_AM275X_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_4_CLOCKS,												    AM275X_DEV_DCC4_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC0_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC1_CLK,
		CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC2_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC4_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_5_CLOCKS,												    AM275X_DEV_DCC5_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										    AM275X_DEV_DEBUGSS_WRAP0_ATB_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										    AM275X_DEV_DEBUGSS_WRAP0_CORE_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										    AM275X_DEV_DEBUGSS_WRAP0_JTAG_TCK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										    AM275X_DEV_DEBUGSS_WRAP0_P1500_WRCK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										    AM275X_DEV_DEBUGSS_WRAP0_TREXPT_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,									    AM275X_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK,
		       CLK_AM275X_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK),
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_BCDMA_0_CLOCKS,										    AM275X_DEV_DMASS0_BCDMA_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_CBASS_0_CLOCKS,										    AM275X_DEV_DMASS0_CBASS_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_INTAGGR_0_CLOCKS,										    AM275X_DEV_DMASS0_INTAGGR_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_IPCSS_0_CLOCKS,										    AM275X_DEV_DMASS0_IPCSS_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_PKTDMA_0_CLOCKS,										    AM275X_DEV_DMASS0_PKTDMA_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										    AM275X_DEV_TIMER0_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										    AM275X_DEV_TIMER0_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										    AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       AM275X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										    AM275X_DEV_TIMER0_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,										    AM275X_DEV_TIMER1_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,										    AM275X_DEV_TIMER1_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER1_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
		       AM275X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT1,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT1,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
		       AM275X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,										    AM275X_DEV_TIMER1_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										    AM275X_DEV_TIMER2_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										    AM275X_DEV_TIMER2_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										    AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       AM275X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										    AM275X_DEV_TIMER2_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,										    AM275X_DEV_TIMER3_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,										    AM275X_DEV_TIMER3_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER3_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
		       AM275X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT3,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT3,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
		       AM275X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,										    AM275X_DEV_TIMER3_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										    AM275X_DEV_TIMER4_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										    AM275X_DEV_TIMER4_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT4,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										    AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       AM275X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										    AM275X_DEV_TIMER4_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,										    AM275X_DEV_TIMER5_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,										    AM275X_DEV_TIMER5_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER5_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
		       AM275X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT5,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT5,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
		       AM275X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,										    AM275X_DEV_TIMER5_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										    AM275X_DEV_TIMER6_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										    AM275X_DEV_TIMER6_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT6,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										    AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       AM275X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										    AM275X_DEV_TIMER6_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,										    AM275X_DEV_TIMER7_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,										    AM275X_DEV_TIMER7_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER7_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
		       AM275X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT7,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT7,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
		       AM275X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,										    AM275X_DEV_TIMER7_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,										    AM275X_DEV_TIMER8_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,										    AM275X_DEV_TIMER8_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT8,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,										    AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
		       AM275X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,										    AM275X_DEV_TIMER8_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,										    AM275X_DEV_TIMER9_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,										    AM275X_DEV_TIMER9_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER9_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
		       AM275X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT9,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT9,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
		       AM275X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,									    1,
		       1),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,										    AM275X_DEV_TIMER10_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,										    AM275X_DEV_TIMER10_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT10,										    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
		       AM275X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,									    AM275X_DEV_TIMER10_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,										    AM275X_DEV_TIMER11_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,										    AM275X_DEV_TIMER11_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER11_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
		       AM275X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT11,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT11,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
		       AM275X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,									    1,
		       1),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_0_CLOCKS,												    AM275X_DEV_ECAP0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_1_CLOCKS,												    AM275X_DEV_ECAP1_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_2_CLOCKS,												    AM275X_DEV_ECAP2_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,											    AM275X_DEV_MMCSD0_EMMCSDSS_IO_CLK_I,
		    CLK_AM275X_MAIN_EMMCSD0_IO_CLKLB_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,
		       AM275X_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT,
		       CLK_AM275X_BOARD_0_MMC0_CLKLB_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,
		       AM275X_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT,
		       CLK_AM275X_BOARD_0_MMC0_CLK_OUT,											    1,
		       1),
	DEV_CLK(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,											    AM275X_DEV_MMCSD0_EMMCSDSS_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,											    AM275X_DEV_MMCSD0_EMMCSDSS_XIN_CLK,
		    CLK_AM275X_MAIN_EMMCSD0_REFCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,
		       AM275X_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,
		       AM275X_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_EMMCSD8SS_MAIN_0_CLOCKS,										    AM275X_DEV_MMCSD0_EMMCSDSS_IO_CLK_O,
		       CLK_AM275X_EMMCSD8SS_MAIN_0_EMMCSDSS_IO_CLK_O),
	DEV_CLK(AM275X_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS,											    AM275X_DEV_ESM0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_FSAS_0_CLOCKS,											    AM275X_DEV_FSS1_FSAS_0_GCLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,											    AM275X_DEV_FSS1_OSPI_0_OSPI_DQS_CLK,
		CLK_AM275X_BOARD_0_OSPI1_DQS_OUT,
		1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,											    AM275X_DEV_FSS1_OSPI_0_OSPI_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,										    AM275X_DEV_FSS1_OSPI_0_OSPI_ICLK_CLK,
		    CLK_AM275X_MAIN_OSPI1_LB_CLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,
		       AM275X_DEV_FSS1_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI1_DQS_OUT,
		       CLK_AM275X_BOARD_0_OSPI1_DQS_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,
		       AM275X_DEV_FSS1_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI1_LBCLKO_OUT,
		       CLK_AM275X_BOARD_0_OSPI1_LBCLKO_OUT,										    1,
		       1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,											    AM275X_DEV_FSS1_OSPI_0_OSPI_PCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,										    AM275X_DEV_FSS1_OSPI_0_OSPI_RCLK_CLK,
		    CLK_AM275X_MAIN_OSPI_REF_CLK_SEL_OUT1,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,
		       AM275X_DEV_FSS1_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,
		       AM275X_DEV_FSS1_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,									    1,
		       1),
	DEV_CLK_OUTPUT(AM275X_DEV_FSS_MAIN_0_OSPI_0_CLOCKS,										    AM275X_DEV_FSS1_OSPI_0_OSPI_OCLK_CLK,
		       CLK_AM275X_FSS_MAIN_0_OSPI_0_OSPI_OCLK_CLK),
	DEV_CLK(AM275X_DEV_GPIO_144_MAIN_0_CLOCKS,											    AM275X_DEV_GPIO0_MMR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_GPIO_144_MAIN_1_CLOCKS,											    AM275X_DEV_GPIO1_MMR_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_K3_LED2VBUS_MAIN_0_CLOCKS,											    AM275X_DEV_LED0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_K3_DDPA_MAIN_0_CLOCKS,											    AM275X_DEV_DDPA0_DDPA_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_K3_EPWM_MAIN_0_CLOCKS,											    AM275X_DEV_EPWM0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_K3_EPWM_MAIN_1_CLOCKS,											    AM275X_DEV_EPWM1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_K3_EPWM_MAIN_2_CLOCKS,											    AM275X_DEV_EPWM2_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,											    AM275X_DEV_MCAN0_MCANSS_CCLK_CLK,
		    CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT0,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,
		       AM275X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,
		       AM275X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,
		       AM275X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,
		       AM275X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       3),
	DEV_CLK(AM275X_DEV_MCANSS_MAIN_0_CLOCKS,											    AM275X_DEV_MCAN0_MCANSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,											    AM275X_DEV_MCAN1_MCANSS_CCLK_CLK,
		    CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT1,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,
		       AM275X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,
		       AM275X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,
		       AM275X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,
		       AM275X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       3),
	DEV_CLK(AM275X_DEV_MCANSS_MAIN_1_CLOCKS,											    AM275X_DEV_MCAN1_MCANSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS,											    AM275X_DEV_I2C0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS,											    AM275X_DEV_I2C0_PISCL,
		CLK_AM275X_BOARD_0_I2C0_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS,											    AM275X_DEV_I2C0_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_0_CLOCKS,										    AM275X_DEV_I2C0_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_0_PORSCL),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS,											    AM275X_DEV_I2C1_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS,											    AM275X_DEV_I2C1_PISCL,
		CLK_AM275X_BOARD_0_I2C1_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS,											    AM275X_DEV_I2C1_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_1_CLOCKS,										    AM275X_DEV_I2C1_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_1_PORSCL),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS,											    AM275X_DEV_I2C2_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS,											    AM275X_DEV_I2C2_PISCL,
		CLK_AM275X_BOARD_0_I2C2_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS,											    AM275X_DEV_I2C2_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_2_CLOCKS,										    AM275X_DEV_I2C2_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_2_PORSCL),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS,											    AM275X_DEV_I2C3_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS,											    AM275X_DEV_I2C3_PISCL,
		CLK_AM275X_BOARD_0_I2C3_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS,											    AM275X_DEV_I2C3_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_3_CLOCKS,										    AM275X_DEV_I2C3_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_3_PORSCL),
	DEV_CLK(AM275X_DEV_MCRC64_MAIN_0_CLOCKS,											    AM275X_DEV_MCRC64_0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,										    AM275X_DEV_RTI0_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT0,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,									    AM275X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,									    AM275X_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,									    AM275X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,
		       AM275X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE0_CLOCKS,										    AM275X_DEV_RTI0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,										    AM275X_DEV_RTI1_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT1,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,									    AM275X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,									    AM275X_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,									    AM275X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,
		       AM275X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_R5_0_CORE1_CLOCKS,										    AM275X_DEV_RTI1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,										    AM275X_DEV_RTI2_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT2,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,									    AM275X_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,									    AM275X_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,									    AM275X_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,
		       AM275X_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE0_CLOCKS,										    AM275X_DEV_RTI2_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,										    AM275X_DEV_RTI3_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT3,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,									    AM275X_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,									    AM275X_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,									    AM275X_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,
		       AM275X_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_R5_1_CORE1_CLOCKS,										    AM275X_DEV_RTI3_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_MAIN_PSC_WRAP_MAIN_0_CLOCKS,										    AM275X_DEV_PSCSS0_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_MAIN_PSC_WRAP_MAIN_0_CLOCKS,										    AM275X_DEV_PSCSS0_SLOW_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM275X_DEV_SPI_MAIN_0_CLOCKS,												    AM275X_DEV_MCSPI0_CLKSPIREF_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(AM275X_DEV_SPI_MAIN_0_CLOCKS,											    AM275X_DEV_MCSPI0_IO_CLKSPII_CLK,
		    CLK_AM275X_SPI0_CLK_LPBK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_0_CLOCKS,
		       AM275X_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI0_CLK_OUT,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_0_CLOCKS,
		       AM275X_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_0_IO_CLKSPIO_CLK,										    1,
		       1),
	DEV_CLK(AM275X_DEV_SPI_MAIN_0_CLOCKS,												    AM275X_DEV_MCSPI0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_SPI_MAIN_0_CLOCKS,											    AM275X_DEV_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_0_IO_CLKSPIO_CLK),
	DEV_CLK(AM275X_DEV_SPI_MAIN_1_CLOCKS,												    AM275X_DEV_MCSPI1_CLKSPIREF_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(AM275X_DEV_SPI_MAIN_1_CLOCKS,											    AM275X_DEV_MCSPI1_IO_CLKSPII_CLK,
		    CLK_AM275X_SPI1_CLK_LPBK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_1_CLOCKS,
		       AM275X_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI1_CLK_OUT,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_1_CLOCKS,
		       AM275X_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_1_IO_CLKSPIO_CLK,										    1,
		       1),
	DEV_CLK(AM275X_DEV_SPI_MAIN_1_CLOCKS,												    AM275X_DEV_MCSPI1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_SPI_MAIN_1_CLOCKS,											    AM275X_DEV_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_1_IO_CLKSPIO_CLK),
	DEV_CLK(AM275X_DEV_SPI_MAIN_2_CLOCKS,												    AM275X_DEV_MCSPI2_CLKSPIREF_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(AM275X_DEV_SPI_MAIN_2_CLOCKS,											    AM275X_DEV_MCSPI2_IO_CLKSPII_CLK,
		    CLK_AM275X_SPI2_CLK_LPBK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_2_CLOCKS,
		       AM275X_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI2_CLK_OUT,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_2_CLOCKS,
		       AM275X_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_2_IO_CLKSPIO_CLK,										    1,
		       1),
	DEV_CLK(AM275X_DEV_SPI_MAIN_2_CLOCKS,												    AM275X_DEV_MCSPI2_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_SPI_MAIN_2_CLOCKS,											    AM275X_DEV_MCSPI2_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_2_IO_CLKSPIO_CLK),
	DEV_CLK(AM275X_DEV_SPI_MAIN_3_CLOCKS,												    AM275X_DEV_MCSPI3_CLKSPIREF_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(AM275X_DEV_SPI_MAIN_3_CLOCKS,											    AM275X_DEV_MCSPI3_IO_CLKSPII_CLK,
		    CLK_AM275X_SPI3_CLK_LPBK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_3_CLOCKS,
		       AM275X_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI3_CLK_OUT,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_3_CLOCKS,
		       AM275X_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_3_IO_CLKSPIO_CLK,										    1,
		       1),
	DEV_CLK(AM275X_DEV_SPI_MAIN_3_CLOCKS,												    AM275X_DEV_MCSPI3_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_SPI_MAIN_3_CLOCKS,											    AM275X_DEV_MCSPI3_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_3_IO_CLKSPIO_CLK),
	DEV_CLK(AM275X_DEV_SPI_MAIN_4_CLOCKS,												    AM275X_DEV_MCSPI4_CLKSPIREF_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(AM275X_DEV_SPI_MAIN_4_CLOCKS,											    AM275X_DEV_MCSPI4_IO_CLKSPII_CLK,
		    CLK_AM275X_SPI4_CLK_LPBK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_4_CLOCKS,
		       AM275X_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI4_CLK_OUT,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_SPI_MAIN_4_CLOCKS,
		       AM275X_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_4_IO_CLKSPIO_CLK,										    1,
		       1),
	DEV_CLK(AM275X_DEV_SPI_MAIN_4_CLOCKS,												    AM275X_DEV_MCSPI4_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_SPI_MAIN_4_CLOCKS,											    AM275X_DEV_MCSPI4_IO_CLKSPIO_CLK,
		       CLK_AM275X_SPI_MAIN_4_IO_CLKSPIO_CLK),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_0_CLOCKS,											    AM275X_DEV_UART0_FCLK_CLK,
		    CLK_AM275X_MAIN_USART0_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_0_CLOCKS,											    AM275X_DEV_UART0_FCLK_CLK_PARENT_USART_CLK_DIV_OUT0,
		       CLK_AM275X_USART_CLK_DIV_OUT0,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_0_CLOCKS,
		       AM275X_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_0_CLOCKS,												    AM275X_DEV_UART0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_SPINLOCK256_MAIN_0_CLOCKS,											    AM275X_DEV_SPINLOCK0_VCLK_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_1_CLOCKS,											    AM275X_DEV_UART1_FCLK_CLK,
		    CLK_AM275X_MAIN_USART1_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_1_CLOCKS,											    AM275X_DEV_UART1_FCLK_CLK_PARENT_USART_CLK_DIV_OUT1,
		       CLK_AM275X_USART_CLK_DIV_OUT1,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_1_CLOCKS,
		       AM275X_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_1_CLOCKS,												    AM275X_DEV_UART1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_2_CLOCKS,											    AM275X_DEV_UART2_FCLK_CLK,
		    CLK_AM275X_MAIN_USART2_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_2_CLOCKS,											    AM275X_DEV_UART2_FCLK_CLK_PARENT_USART_CLK_DIV_OUT2,
		       CLK_AM275X_USART_CLK_DIV_OUT2,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_2_CLOCKS,
		       AM275X_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_2_CLOCKS,												    AM275X_DEV_UART2_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_3_CLOCKS,											    AM275X_DEV_UART3_FCLK_CLK,
		    CLK_AM275X_MAIN_USART3_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_3_CLOCKS,											    AM275X_DEV_UART3_FCLK_CLK_PARENT_USART_CLK_DIV_OUT3,
		       CLK_AM275X_USART_CLK_DIV_OUT3,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_3_CLOCKS,
		       AM275X_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_3_CLOCKS,												    AM275X_DEV_UART3_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_4_CLOCKS,											    AM275X_DEV_UART4_FCLK_CLK,
		    CLK_AM275X_MAIN_USART4_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_4_CLOCKS,											    AM275X_DEV_UART4_FCLK_CLK_PARENT_USART_CLK_DIV_OUT4,
		       CLK_AM275X_USART_CLK_DIV_OUT4,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_4_CLOCKS,
		       AM275X_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_4_CLOCKS,												    AM275X_DEV_UART4_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_5_CLOCKS,											    AM275X_DEV_UART5_FCLK_CLK,
		    CLK_AM275X_MAIN_USART5_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_5_CLOCKS,											    AM275X_DEV_UART5_FCLK_CLK_PARENT_USART_CLK_DIV_OUT5,
		       CLK_AM275X_USART_CLK_DIV_OUT5,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_5_CLOCKS,
		       AM275X_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_5_CLOCKS,												    AM275X_DEV_UART5_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN,
		    CLK_AM275X_AUDIO_REFCLKN_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       14),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       15),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN,
		    CLK_AM275X_AUDIO_REFCLKN_OUT1,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       14),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       15),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN,
		    CLK_AM275X_AUDIO_REFCLKN_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       14),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       15),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_CLKOUT0_IN,
		    CLK_AM275X_CLKOUT0_CTRL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,									    5,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,									    10,
		       1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_HYPERBUS0_CKN_IN,
		CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_HYPERBUS0_CK_IN,
		CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C0_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_0_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C1_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_1_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C2_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_2_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C3_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_3_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C4_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_4_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C5_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_5_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_I2C6_SCL_IN,
		CLK_AM275X_MSHSI2C_MAIN_6_PORSCL,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP0_ACLKR_IN,
		CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP0_ACLKX_IN,
		CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP0_AFSR_IN,
		CLK_AM275X_MCASP_MAIN_0_MCASP_AFSR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP0_AFSX_IN,
		CLK_AM275X_MCASP_MAIN_0_MCASP_AFSX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP1_ACLKR_IN,
		CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP1_ACLKX_IN,
		CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP1_AFSR_IN,
		CLK_AM275X_MCASP_MAIN_1_MCASP_AFSR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP1_AFSX_IN,
		CLK_AM275X_MCASP_MAIN_1_MCASP_AFSX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP2_ACLKR_IN,
		CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP2_ACLKX_IN,
		CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP2_AFSR_IN,
		CLK_AM275X_MCASP_MAIN_2_MCASP_AFSR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP2_AFSX_IN,
		CLK_AM275X_MCASP_MAIN_2_MCASP_AFSX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP3_ACLKR_IN,
		CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP3_ACLKX_IN,
		CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP3_AFSR_IN,
		CLK_AM275X_MCASP_MAIN_3_MCASP_AFSR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP3_AFSX_IN,
		CLK_AM275X_MCASP_MAIN_3_MCASP_AFSX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP4_ACLKR_IN,
		CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP4_ACLKX_IN,
		CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP4_AFSR_IN,
		CLK_AM275X_MCASP_MAIN_4_MCASP_AFSR_POUT,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCASP4_AFSX_IN,
		CLK_AM275X_MCASP_MAIN_4_MCASP_AFSX_POUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCU_OBSCLK0_IN,
		    CLK_AM275X_MCU_OBSCLK_OUTMUX_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0,
		       CLK_AM275X_MCU_OBSCLK_DIV_OUT0,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MCU_SYSCLKOUT0_IN,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MDIO0_MDC_IN,
		CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_MDIO_MDCLK_O,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MMC0_CLKLB_IN,
		CLK_AM275X_EMMCSD8SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_MMC0_CLK_IN,
		CLK_AM275X_EMMCSD8SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OBSCLK0_IN,
		    CLK_AM275X_MAIN_OBSCLK_OUTMUX_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK_DIV_OUT0,
		       CLK_AM275X_MAIN_OBSCLK_DIV_OUT0,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OBSCLK1_IN,
		    CLK_AM275X_MAIN_OBSCLK_OUTMUX_SEL_OUT1,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OBSCLK1_IN_PARENT_MAIN_OBSCLK_DIV_OUT0,
		       CLK_AM275X_MAIN_OBSCLK_DIV_OUT0,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OSPI0_CLK_IN,
		CLK_AM275X_FSS_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OSPI0_LBCLKO_IN,
		CLK_AM275X_FSS_OF_UL_MAIN_0_OSPI0_OCLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OSPI1_CLK_IN,
		CLK_AM275X_FSS_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_OSPI1_LBCLKO_IN,
		CLK_AM275X_FSS_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SPI0_CLK_IN,
		CLK_AM275X_SPI_MAIN_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SPI1_CLK_IN,
		CLK_AM275X_SPI_MAIN_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SPI2_CLK_IN,
		CLK_AM275X_SPI_MAIN_2_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SPI3_CLK_IN,
		CLK_AM275X_SPI_MAIN_3_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SPI4_CLK_IN,
		CLK_AM275X_SPI_MAIN_4_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_SYSCLKOUT0_IN,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO0_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO1_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO2_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO3_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO4_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO5_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO6_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TIMER_IO7_IN,
		CLK_AM275X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM,
		1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_TRC_CLK_IN,
		CLK_AM275X_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_WKUP_CLKOUT0_IN,
		    CLK_AM275X_WKUP_CLKOUT_SEL_IO_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_WKUP_CLKOUT_SEL_OUT0,
		       CLK_AM275X_WKUP_CLKOUT_SEL_OUT0,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_BOARD_0_CLOCKS,
		       AM275X_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK(AM275X_DEV_BOARD_0_CLOCKS,												    AM275X_DEV_BOARD0_WKUP_I2C0_SCL_IN,
		CLK_AM275X_MSHSI2C_WKUP_0_PORSCL,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_HFOSC1_CLK_OUT,
		       CLK_AM275X_BOARD_0_HFOSC1_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C0_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C1_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C2_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C2_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C3_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C3_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C4_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C4_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C5_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C5_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_I2C6_SCL_OUT,
		       CLK_AM275X_BOARD_0_I2C6_SCL_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP0_ACLKR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_ACLKR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP0_ACLKX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_ACLKX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP1_ACLKR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_ACLKR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP1_ACLKX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_ACLKX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP2_ACLKR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_ACLKR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP2_ACLKX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_ACLKX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP3_ACLKR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_ACLKR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP3_ACLKX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_ACLKX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP4_ACLKR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_ACLKR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP4_ACLKX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_ACLKX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MMC0_CLKLB_OUT,
		       CLK_AM275X_BOARD_0_MMC0_CLKLB_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_MMC0_CLK_OUT,
		       CLK_AM275X_BOARD_0_MMC0_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OSPI0_DQS_OUT,
		       CLK_AM275X_BOARD_0_OSPI0_DQS_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OSPI0_LBCLKO_OUT,
		       CLK_AM275X_BOARD_0_OSPI0_LBCLKO_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OSPI1_DQS_OUT,
		       CLK_AM275X_BOARD_0_OSPI1_DQS_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_OSPI1_LBCLKO_OUT,
		       CLK_AM275X_BOARD_0_OSPI1_LBCLKO_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_RGMII1_RXC_OUT,
		       CLK_AM275X_BOARD_0_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_RGMII2_RXC_OUT,
		       CLK_AM275X_BOARD_0_RGMII2_RXC_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_RMII1_REF_CLK_OUT,
		       CLK_AM275X_BOARD_0_RMII1_REF_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_RMII2_REF_CLK_OUT,
		       CLK_AM275X_BOARD_0_RMII2_REF_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_SPI0_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_SPI1_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_SPI2_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI2_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_SPI3_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI3_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_SPI4_CLK_OUT,
		       CLK_AM275X_BOARD_0_SPI4_CLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_TCK_OUT,
		       CLK_AM275X_BOARD_0_TCK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_BOARD_0_CLOCKS,											    AM275X_DEV_BOARD0_WKUP_I2C0_SCL_OUT,
		       CLK_AM275X_BOARD_0_WKUP_I2C0_SCL_OUT),
	DEV_CLK_MUX(AM275X_DEV_USART_MAIN_6_CLOCKS,											    AM275X_DEV_UART6_FCLK_CLK,
		    CLK_AM275X_MAIN_USART6_FCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_6_CLOCKS,											    AM275X_DEV_UART6_FCLK_CLK_PARENT_USART_CLK_DIV_OUT6,
		       CLK_AM275X_USART_CLK_DIV_OUT6,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USART_MAIN_6_CLOCKS,
		       AM275X_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USART_MAIN_6_CLOCKS,												    AM275X_DEV_UART6_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_USB0_BUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_USB0_CFG_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_USB0_USB2_APB_PCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,										    AM275X_DEV_USB0_USB2_REFCLOCK_CLK,
		    CLK_AM275X_MAIN_USB0_REFCLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
		       AM275X_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
		       AM275X_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											    AM275X_DEV_USB0_USB2_TAP_TCK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,									    AM275X_DEV_DEBUGSS0_CFG_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,									    AM275X_DEV_DEBUGSS0_DBG_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,									    AM275X_DEV_DEBUGSS0_SYS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS,								    AM275X_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC1_CLK,
		CLK_AM275X_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC2_CLK,
		CLK_AM275X_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC3_CLK,
		CLK_AM275X_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC4_CLK,
		CLK_AM275X_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC5_CLK,
		CLK_AM275X_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC6_CLK,
		CLK_AM275X_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_6_CLOCKS,												    AM275X_DEV_DCC6_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_AUX_CLK,
		    CLK_AM275X_MCASP0_AUXCLK_GF_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_AUX_CLK_PARENT_MCASPN_AUXCLK_LOCAL_SEL_OUT0,
		       CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_AUX_CLK_PARENT_MCASPN_AUXCLK_SEL_OUT0,
		       CLK_AM275X_MCASPN_AUXCLK_SEL_OUT0,										    1,
		       1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_0_CLOCKS,												    AM275X_DEV_MCASP0_MCASP_ACLKR_PIN,
		CLK_AM275X_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_0_CLOCKS,												    AM275X_DEV_MCASP0_MCASP_ACLKX_PIN,
		CLK_AM275X_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_0_CLOCKS,												    AM275X_DEV_MCASP0_MCASP_AFSR_PIN,
		CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_0_CLOCKS,												    AM275X_DEV_MCASP0_MCASP_AFSX_PIN,
		CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN,
		    CLK_AM275X_MCASPN_AHCLKR_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN,
		    CLK_AM275X_MCASPN_AHCLKX_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,
		       AM275X_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_0_CLOCKS,												    AM275X_DEV_MCASP0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_ACLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_ACLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AFSR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AFSX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_0_CLOCKS,											    AM275X_DEV_MCASP0_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_AUX_CLK,
		    CLK_AM275X_MCASP1_AUXCLK_GF_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_AUX_CLK_PARENT_MCASPN_AUXCLK_LOCAL_SEL_OUT1,
		       CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT1,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_AUX_CLK_PARENT_MCASPN_AUXCLK_SEL_OUT1,
		       CLK_AM275X_MCASPN_AUXCLK_SEL_OUT1,										    1,
		       1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_1_CLOCKS,												    AM275X_DEV_MCASP1_MCASP_ACLKR_PIN,
		CLK_AM275X_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_1_CLOCKS,												    AM275X_DEV_MCASP1_MCASP_ACLKX_PIN,
		CLK_AM275X_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_1_CLOCKS,												    AM275X_DEV_MCASP1_MCASP_AFSR_PIN,
		CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_1_CLOCKS,												    AM275X_DEV_MCASP1_MCASP_AFSX_PIN,
		CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN,
		    CLK_AM275X_MCASPN_AHCLKR_SEL_OUT1,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN,
		    CLK_AM275X_MCASPN_AHCLKX_SEL_OUT1,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,
		       AM275X_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_1_CLOCKS,												    AM275X_DEV_MCASP1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_ACLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_ACLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AFSR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AFSX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_1_CLOCKS,											    AM275X_DEV_MCASP1_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_AUX_CLK,
		    CLK_AM275X_MCASP2_AUXCLK_GF_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_AUX_CLK_PARENT_MCASPN_AUXCLK_LOCAL_SEL_OUT2,
		       CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT2,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_AUX_CLK_PARENT_MCASPN_AUXCLK_SEL_OUT2,
		       CLK_AM275X_MCASPN_AUXCLK_SEL_OUT2,										    1,
		       1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_2_CLOCKS,												    AM275X_DEV_MCASP2_MCASP_ACLKR_PIN,
		CLK_AM275X_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_2_CLOCKS,												    AM275X_DEV_MCASP2_MCASP_ACLKX_PIN,
		CLK_AM275X_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_2_CLOCKS,												    AM275X_DEV_MCASP2_MCASP_AFSR_PIN,
		CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_2_CLOCKS,												    AM275X_DEV_MCASP2_MCASP_AFSX_PIN,
		CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN,
		    CLK_AM275X_MCASPN_AHCLKR_SEL_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN,
		    CLK_AM275X_MCASPN_AHCLKX_SEL_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,
		       AM275X_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_2_CLOCKS,												    AM275X_DEV_MCASP2_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_ACLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_ACLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AFSR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AFSX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_2_CLOCKS,											    AM275X_DEV_MCASP2_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLK,
		    CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK8,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    8,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3_DUP0,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT,
		       CLK_AM275X_GLUELOGIC_LFOSC0_CLKOUT,										    1,
		       3),
	DEV_CLK(AM275X_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS,									    AM275X_DEV_CPT2_AGGR1_VCLK_CLK,
		CLK_AM275X_WKUP_CLKSEL_OUT0,
		2),
	DEV_CLK(AM275X_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS,									    AM275X_DEV_CPT2_AGGR0_VCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_CPT2_AGGREGATOR32_R5SS_CLK2_CLOCKS,										    AM275X_DEV_CPT2_AGGR2_VCLK_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										    AM275X_DEV_RTI4_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT4,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										    AM275X_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										    AM275X_DEV_RTI4_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										    AM275X_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,
		       AM275X_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,											    AM275X_DEV_RTI4_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_CORE_0_CLOCKS,									    AM275X_DEV_C7X256V0_C7XV_CORE_0_C7XV_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_DIVH_CLK2_PULSAR_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_DIVH_CLK2_SOC_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_DIVH_CLK4_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_DIVH_CLK4_SOC_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_DIVP_CLK1_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V0_CORE0_PULSAR_PLL_CLK_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		2),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V0_CLK_C7XV_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V0_CLK_PLL_CTRL_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V0_CLK_PULSAR_PLL_CLK_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_DIVH_CLK2_PULSAR_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_DIVH_CLK2_SOC_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_DIVH_CLK4_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_DIVH_CLK4_SOC_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V0_CLK_DIVP_CLK1_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK),
	DEV_CLK_MUX(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK,
		    CLK_AM275X_WKUP_CLKOUT_SEL_OUT0,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT,
		       CLK_AM275X_GLUELOGIC_LFOSC0_CLKOUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCU_OBSCLK_MUX_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK8,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    8,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,								    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK,
		    CLK_AM275X_MAIN_OBSCLK0_MUX_SEL_OUT0,										    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,								    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,				    1,
		       19),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK8,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    8,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       9),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC1_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC4_CLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC5_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC6_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_CLKSRC7_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_7_CLOCKS,												    AM275X_DEV_DCC7_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC0_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC1_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC2_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,
		4),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC3_CLK,
		CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC4_CLK,
		CLK_AM275X_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC5_CLK,
		CLK_AM275X_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC6_CLK,
		CLK_AM275X_BOARD_0_MCASP4_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_CLKSRC7_CLK,
		CLK_AM275X_BOARD_0_MCASP4_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_INPUT00_CLK,
		CLK_AM275X_GLUELOGIC_HFOSC0_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_INPUT01_CLK,
		CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_INPUT02_CLK,
		CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_DCC_INPUT10_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_DCC2_MAIN_8_CLOCKS,												    AM275X_DEV_DCC8_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_CLK,
		    CLK_AM275X_ATL_CLK_SEL_OUT0,											    2,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    2,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,									    2,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,									    2,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    2,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    2,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    2,
		       6),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_AWS,
		    CLK_AM275X_ATL_AWS_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1,
		    CLK_AM275X_ATL_AWS_SEL_OUT1,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2,
		    CLK_AM275X_ATL_AWS_SEL_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3,
		    CLK_AM275X_ATL_AWS_SEL_OUT3,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_BWS,
		    CLK_AM275X_ATL_BWS_SEL_OUT0,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1,
		    CLK_AM275X_ATL_BWS_SEL_OUT1,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2,
		    CLK_AM275X_ATL_BWS_SEL_OUT2,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3,
		    CLK_AM275X_ATL_BWS_SEL_OUT3,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_ATL_MAIN_0_CLOCKS,
		       AM275X_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       9),
	DEV_CLK(AM275X_DEV_ATL_MAIN_0_CLOCKS,												    AM275X_DEV_ATL0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT),
	DEV_CLK_OUTPUT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1),
	DEV_CLK_OUTPUT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2),
	DEV_CLK_OUTPUT(AM275X_DEV_ATL_MAIN_0_CLOCKS,											    AM275X_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_0_CLOCKS,									    AM275X_DEV_PBIST1_CLK8_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_0_CLOCKS,									    AM275X_DEV_PBIST1_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_AUX_CLK,
		    CLK_AM275X_MCASP3_AUXCLK_GF_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_AUX_CLK_PARENT_MCASPN_AUXCLK_LOCAL_SEL_OUT3,
		       CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT3,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_AUX_CLK_PARENT_MCASPN_AUXCLK_SEL_OUT3,
		       CLK_AM275X_MCASPN_AUXCLK_SEL_OUT3,										    1,
		       1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_3_CLOCKS,												    AM275X_DEV_MCASP3_MCASP_ACLKR_PIN,
		CLK_AM275X_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_3_CLOCKS,												    AM275X_DEV_MCASP3_MCASP_ACLKX_PIN,
		CLK_AM275X_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_3_CLOCKS,												    AM275X_DEV_MCASP3_MCASP_AFSR_PIN,
		CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_3_CLOCKS,												    AM275X_DEV_MCASP3_MCASP_AFSX_PIN,
		CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN,
		    CLK_AM275X_MCASPN_AHCLKR_SEL_OUT3,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN,
		    CLK_AM275X_MCASPN_AHCLKX_SEL_OUT3,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,
		       AM275X_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_3_CLOCKS,												    AM275X_DEV_MCASP3_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_ACLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_ACLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AFSR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AFSX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_3_CLOCKS,											    AM275X_DEV_MCASP3_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_AUX_CLK,
		    CLK_AM275X_MCASP4_AUXCLK_GF_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_AUX_CLK_PARENT_MCASPN_AUXCLK_LOCAL_SEL_OUT4,
		       CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT4,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_AUX_CLK_PARENT_MCASPN_AUXCLK_SEL_OUT4,
		       CLK_AM275X_MCASPN_AUXCLK_SEL_OUT4,										    1,
		       1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_4_CLOCKS,												    AM275X_DEV_MCASP4_MCASP_ACLKR_PIN,
		CLK_AM275X_BOARD_0_MCASP4_ACLKR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_4_CLOCKS,												    AM275X_DEV_MCASP4_MCASP_ACLKX_PIN,
		CLK_AM275X_BOARD_0_MCASP4_ACLKX_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_4_CLOCKS,												    AM275X_DEV_MCASP4_MCASP_AFSR_PIN,
		CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,
		1),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_4_CLOCKS,												    AM275X_DEV_MCASP4_MCASP_AFSX_PIN,
		CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN,
		    CLK_AM275X_MCASPN_AHCLKR_SEL_OUT4,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN,
		    CLK_AM275X_MCASPN_AHCLKX_SEL_OUT4,											    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       13),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,
		       AM275X_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       9),
	DEV_CLK(AM275X_DEV_MCASP_MAIN_4_CLOCKS,												    AM275X_DEV_MCASP4_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_ACLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_ACLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AFSR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AFSX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AHCLKR_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(AM275X_DEV_MCASP_MAIN_4_CLOCKS,											    AM275X_DEV_MCASP4_MCASP_AHCLKX_POUT,
		       CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKX_POUT),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS,											    AM275X_DEV_I2C4_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS,											    AM275X_DEV_I2C4_PISCL,
		CLK_AM275X_BOARD_0_I2C4_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS,											    AM275X_DEV_I2C4_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_4_CLOCKS,										    AM275X_DEV_I2C4_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_4_PORSCL),
	DEV_CLK_MUX(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										    AM275X_DEV_RTI5_RTI_CLK,
		    CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT5,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										    AM275X_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										    AM275X_DEV_RTI5_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										    AM275X_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,
		       AM275X_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									    3,
		       3),
	DEV_CLK(AM275X_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,											    AM275X_DEV_RTI5_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_CORE_0_CLOCKS,									    AM275X_DEV_C7X256V1_C7XV_CORE_0_C7XV_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_DIVH_CLK2_PULSAR_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_DIVH_CLK2_SOC_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_DIVH_CLK4_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_DIVH_CLK4_SOC_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_DIVP_CLK1_GCLK,
		CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_C7XV_COREPAC_0_CLOCKS,								    AM275X_DEV_C7X256V1_CORE0_PULSAR_PLL_CLK_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		2),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V1_CLK_C7XV_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V1_CLK_PLL_CTRL_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								    AM275X_DEV_C7X256V1_CLK_PULSAR_PLL_CLK_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_DIVH_CLK2_PULSAR_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_DIVH_CLK2_SOC_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_DIVH_CLK4_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_DIVH_CLK4_SOC_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK),
	DEV_CLK_OUTPUT(AM275X_DEV_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_CLOCKS,							    AM275X_DEV_C7X256V1_CLK_DIVP_CLK1_GCLK,
		       CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,										    AM275X_DEV_TIMER12_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,										    AM275X_DEV_TIMER12_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT12,										    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
		       AM275X_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,									    AM275X_DEV_TIMER12_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,										    AM275X_DEV_TIMER13_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,										    AM275X_DEV_TIMER13_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER13_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,
		       AM275X_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT13,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT13,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,
		       AM275X_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,									    1,
		       1),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,										    AM275X_DEV_TIMER14_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,										    AM275X_DEV_TIMER14_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT14,										    1,
		    16),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_AM275X_CLK_32K_RC_SEL_OUT0,											    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,									    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									    1,
		       7),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
		       AM275X_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									    1,
		       9),
	DEV_CLK_OUTPUT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,									    AM275X_DEV_TIMER14_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM),
	DEV_CLK(AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,										    AM275X_DEV_TIMER15_TIMER_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,										    AM275X_DEV_TIMER15_TIMER_TCLK_CLK,
		    CLK_AM275X_MAIN_TIMER15_CASCADE_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,
		       AM275X_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT15,
		       CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT15,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,
		       AM275X_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,
		       CLK_AM275X_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,									    1,
		       1),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_3_CLOCKS,												    AM275X_DEV_ECAP3_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_4_CLOCKS,												    AM275X_DEV_ECAP4_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_ECAP_MAIN_5_CLOCKS,												    AM275X_DEV_ECAP5_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,										    AM275X_DEV_FSS1_HYPERBUS1P0_0_CBA_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,										    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_CLKX1_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		2),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,										    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		2),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,										    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_CLKX2_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,										    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,									    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_OUT_CLK_N,
		       CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_N),
	DEV_CLK_OUTPUT(AM275X_DEV_FSS_MAIN_0_HYPERBUS1P0_0_CLOCKS,									    AM275X_DEV_FSS1_HYPERBUS1P0_0_HPB_OUT_CLK_P,
		       CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_P),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_OSPI_1_CLOCKS,											    AM275X_DEV_FSS1_OSPI_1_OSPI_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_FSS_MAIN_0_OSPI_1_CLOCKS,											    AM275X_DEV_FSS1_OSPI_1_OSPI_PCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,											    AM275X_DEV_FSS0_M8051EW_JTAG_TCK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,											    AM275X_DEV_FSS0_OSPI0_DQS_CLK,
		CLK_AM275X_BOARD_0_OSPI0_LBCLKO_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,											    AM275X_DEV_FSS0_OSPI0_ICLK_CLK,
		    CLK_AM275X_MAIN_OSPI0_LB_CLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,										    AM275X_DEV_FSS0_OSPI0_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT,
		       CLK_AM275X_BOARD_0_OSPI0_DQS_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,
		       AM275X_DEV_FSS0_OSPI0_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT,
		       CLK_AM275X_BOARD_0_OSPI0_LBCLKO_OUT,										    1,
		       1),
	DEV_CLK_MUX(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,											    AM275X_DEV_FSS0_OSPI0_RCLK_CLK,
		    CLK_AM275X_MAIN_OSPI_REF_CLK_SEL_OUT0,										    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,
		       AM275X_DEV_FSS0_OSPI0_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,
		       AM275X_DEV_FSS0_OSPI0_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,									    1,
		       1),
	DEV_CLK(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,											    AM275X_DEV_FSS0_VBUS_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(AM275X_DEV_FSS_OF_UL_MAIN_0_CLOCKS,										    AM275X_DEV_FSS0_OSPI0_OCLK_CLK,
		       CLK_AM275X_FSS_OF_UL_MAIN_0_OSPI0_OCLK_CLK),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_RX0_SYNC_CLK,
		    CLK_AM275X_ASRC0_RXSYNC_SEL_OUT0,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_RX1_SYNC_CLK,
		    CLK_AM275X_ASRC0_RXSYNC_SEL_OUT1,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_RX2_SYNC_CLK,
		    CLK_AM275X_ASRC0_RXSYNC_SEL_OUT2,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_RX3_SYNC_CLK,
		    CLK_AM275X_ASRC0_RXSYNC_SEL_OUT3,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_SYS_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_TX0_SYNC_CLK,
		    CLK_AM275X_ASRC0_TXSYNC_SEL_OUT0,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_TX1_SYNC_CLK,
		    CLK_AM275X_ASRC0_TXSYNC_SEL_OUT1,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_TX2_SYNC_CLK,
		    CLK_AM275X_ASRC0_TXSYNC_SEL_OUT2,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_TX3_SYNC_CLK,
		    CLK_AM275X_ASRC0_TXSYNC_SEL_OUT3,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,										    AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,
		       AM275X_DEV_AASRC0_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK(AM275X_DEV_K3_AASRC_MAIN_0_CLOCKS,											    AM275X_DEV_AASRC0_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_RX0_SYNC_CLK,
		    CLK_AM275X_ASRC1_RXSYNC_SEL_OUT0,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_RX1_SYNC_CLK,
		    CLK_AM275X_ASRC1_RXSYNC_SEL_OUT1,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_RX2_SYNC_CLK,
		    CLK_AM275X_ASRC1_RXSYNC_SEL_OUT2,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_RX3_SYNC_CLK,
		    CLK_AM275X_ASRC1_RXSYNC_SEL_OUT3,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_RX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_SYS_CLK,
		CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_TX0_SYNC_CLK,
		    CLK_AM275X_ASRC1_TXSYNC_SEL_OUT0,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX0_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_TX1_SYNC_CLK,
		    CLK_AM275X_ASRC1_TXSYNC_SEL_OUT1,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX1_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_TX2_SYNC_CLK,
		    CLK_AM275X_ASRC1_TXSYNC_SEL_OUT2,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX2_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK_MUX(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_TX3_SYNC_CLK,
		    CLK_AM275X_ASRC1_TXSYNC_SEL_OUT3,											    1,
		    32),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       10),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       11),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       12),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       16),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       17),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       18),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_ADC_CLK_SEL_OUT0,
		       CLK_AM275X_ADC_CLK_SEL_OUT0,											    1,
		       20),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MLB0_MLBCLK_OUT,
		       CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,										    1,
		       21),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,										    AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_ASRC_SYNC_DIV_OUT0,
		       CLK_AM275X_ASRC_SYNC_DIV_OUT0,											    1,
		       22),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       24),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       25),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0,									    1,
		       26),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,
		       CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1,									    1,
		       27),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT,										    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT,										    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT,										    1,
		       8),
	DEV_CLK_PARENT(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,
		       AM275X_DEV_AASRC1_TX3_SYNC_CLK_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT,										    1,
		       9),
	DEV_CLK(AM275X_DEV_K3_AASRC_MAIN_1_CLOCKS,											    AM275X_DEV_AASRC1_VBUSP_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_IP_0_CLOCKS,									    AM275X_DEV_PBIST0_CLK8_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_IP_0_CLOCKS,									    AM275X_DEV_PBIST0_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_1_CLOCKS,									    AM275X_DEV_PBIST2_CLK8_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_R5_1_CLOCKS,									    AM275X_DEV_PBIST2_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_0_CLOCKS,									    AM275X_DEV_PBIST3_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_0_CLOCKS,									    AM275X_DEV_PBIST3_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_1_CLOCKS,									    AM275X_DEV_PBIST4_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_1_CLOCKS,									    AM275X_DEV_PBIST4_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_2_CLOCKS,									    AM275X_DEV_PBIST5_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_2_CLOCKS,									    AM275X_DEV_PBIST5_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_3_CLOCKS,									    AM275X_DEV_PBIST6_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_3_CLOCKS,									    AM275X_DEV_PBIST6_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_4_CLOCKS,									    AM275X_DEV_PBIST7_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_4_CLOCKS,									    AM275X_DEV_PBIST7_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_5_CLOCKS,									    AM275X_DEV_PBIST8_CLK8_CLK,
		CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_SRAM_5_CLOCKS,									    AM275X_DEV_PBIST8_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_RET_RAM_CLOCKS,									    AM275X_DEV_WKUP_PBIST1_CLK8_CLK,
		CLK_AM275X_WKUP_CLKSEL_OUT0,
		4),
	DEV_CLK(AM275X_DEV_K3_PBIST_8C28P_4BIT_WRAP_RET_RAM_CLOCKS,									    AM275X_DEV_WKUP_PBIST1_TCLK_CLK,
		CLK_AM275X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,											    AM275X_DEV_MCAN2_MCANSS_CCLK_CLK,
		    CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT2,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,
		       AM275X_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,
		       AM275X_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,
		       AM275X_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,
		       AM275X_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       3),
	DEV_CLK(AM275X_DEV_MCANSS_MAIN_2_CLOCKS,											    AM275X_DEV_MCAN2_MCANSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,											    AM275X_DEV_MCAN3_MCANSS_CCLK_CLK,
		    CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT3,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,
		       AM275X_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,
		       AM275X_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,
		       AM275X_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,
		       AM275X_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       3),
	DEV_CLK(AM275X_DEV_MCANSS_MAIN_3_CLOCKS,											    AM275X_DEV_MCAN3_MCANSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,											    AM275X_DEV_MCAN4_MCANSS_CCLK_CLK,
		    CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT4,											    1,
		    4),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,
		       AM275X_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,
		       AM275X_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT,										    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,
		       AM275X_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT,										    1,
		       2),
	DEV_CLK_PARENT(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,
		       AM275X_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK,
		       CLK_AM275X_GLUELOGIC_HFOSC0_CLK,											    1,
		       3),
	DEV_CLK(AM275X_DEV_MCANSS_MAIN_4_CLOCKS,											    AM275X_DEV_MCAN4_MCANSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS,											    AM275X_DEV_MLB0_MLBSS_HCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS,											    AM275X_DEV_MLB0_MLBSS_MLB_CLK,
		CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT,
		1),
	DEV_CLK(AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS,											    AM275X_DEV_MLB0_MLBSS_PCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_MLBSS2P0_MAIN_0_CLOCKS,											    AM275X_DEV_MLB0_MLBSS_SCLK_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS,											    AM275X_DEV_I2C5_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS,											    AM275X_DEV_I2C5_PISCL,
		CLK_AM275X_BOARD_0_I2C5_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS,											    AM275X_DEV_I2C5_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_5_CLOCKS,										    AM275X_DEV_I2C5_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_5_PORSCL),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS,											    AM275X_DEV_I2C6_CLK,
		CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS,											    AM275X_DEV_I2C6_PISCL,
		CLK_AM275X_BOARD_0_I2C6_SCL_OUT,
		1),
	DEV_CLK(AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS,											    AM275X_DEV_I2C6_PISYS_CLK,
		CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM275X_DEV_MSHSI2C_MAIN_6_CLOCKS,										    AM275X_DEV_I2C6_PORSCL,
		       CLK_AM275X_MSHSI2C_MAIN_6_PORSCL),
	DEV_CLK_MUX(AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,										    AM275X_DEV_R5FSS0_CORE0_CPU_CLK,
		    CLK_AM275X_R5SS_CLK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,
		       AM275X_DEV_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,
		       AM275X_DEV_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK2,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    2,
		       1),
	DEV_CLK(AM275X_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,										    AM275X_DEV_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT0,
		1),
	DEV_CLK_MUX(AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,										    AM275X_DEV_R5FSS0_CORE1_CPU_CLK,
		    CLK_AM275X_R5SS_CLK_SEL_OUT0,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,
		       AM275X_DEV_R5FSS0_CORE1_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,
		       AM275X_DEV_R5FSS0_CORE1_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK2,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    2,
		       1),
	DEV_CLK(AM275X_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,										    AM275X_DEV_R5FSS0_CORE1_INTERFACE_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT0,
		1),
	DEV_CLK_MUX(AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,										    AM275X_DEV_R5FSS1_CORE0_CPU_CLK,
		    CLK_AM275X_R5SS_CLK_SEL_OUT1,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,
		       AM275X_DEV_R5FSS1_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,
		       AM275X_DEV_R5FSS1_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK2,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    2,
		       1),
	DEV_CLK(AM275X_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,										    AM275X_DEV_R5FSS1_CORE0_INTERFACE_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT1,
		1),
	DEV_CLK_MUX(AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,										    AM275X_DEV_R5FSS1_CORE1_CPU_CLK,
		    CLK_AM275X_R5SS_CLK_SEL_OUT1,											    1,
		    2),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,
		       AM275X_DEV_R5FSS1_CORE1_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,
		       AM275X_DEV_R5FSS1_CORE1_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK2,
		       CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,									    2,
		       1),
	DEV_CLK(AM275X_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,										    AM275X_DEV_R5FSS1_CORE1_INTERFACE_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT1,
		1),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE0_CLOCKS,										    AM275X_DEV_RL2_OF_CBA4_0_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT0,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE0_CLOCKS,									    AM275X_DEV_RL2_OF_CBA4_0_TAGMEM_CLK,
		       CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE0_TAGMEM_CLK),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE1_CLOCKS,										    AM275X_DEV_RL2_OF_CBA4_1_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT0,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_0_CORE1_CLOCKS,									    AM275X_DEV_RL2_OF_CBA4_1_TAGMEM_CLK,
		       CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE1_TAGMEM_CLK),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE0_CLOCKS,										    AM275X_DEV_RL2_OF_CBA4_2_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT1,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE0_CLOCKS,									    AM275X_DEV_RL2_OF_CBA4_2_TAGMEM_CLK,
		       CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE0_TAGMEM_CLK),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE1_CLOCKS,										    AM275X_DEV_RL2_OF_CBA4_3_CLK,
		CLK_AM275X_R5SS_CLK_SEL_OUT1,
		4),
	DEV_CLK_OUTPUT(AM275X_DEV_RL2_OF_CBA4_MAIN_R5_1_CORE1_CLOCKS,									    AM275X_DEV_RL2_OF_CBA4_3_TAGMEM_CLK,
		       CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE1_TAGMEM_CLK),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_0_CLOCKS,										    AM275X_DEV_RL2_CORE0_CFG0_CLK,
		CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE0_TAGMEM_CLK,
		1),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_TAGRAM_0_MAIN_1_CLOCKS,										    AM275X_DEV_RL2_CORE0_CFG1_CLK,
		CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE1_TAGMEM_CLK,
		1),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_0_CLOCKS,										    AM275X_DEV_RL2_CORE1_CFG0_CLK,
		CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE0_TAGMEM_CLK,
		1),
	DEV_CLK(AM275X_DEV_RL2_OF_CBA4_TAGRAM_1_MAIN_1_CLOCKS,										    AM275X_DEV_RL2_CORE1_CFG1_CLK,
		CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE1_TAGMEM_CLK,
		1),
	DEV_CLK_MUX(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_SEL_OUT0,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_SEL_OUT1,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_SEL_OUT2,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_SEL_OUT3,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,										    AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_SEL_OUT4,											    1,
		    8),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									    1,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT,									    1,
		       3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT,									    1,
		       4),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT,									    1,
		       5),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									    1,
		       6),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									    1,
		       7),
	DEV_CLK_MUX(AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT0,										    1,
		    3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT0,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT02,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_MUX(AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT1,										    1,
		    3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT0,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT02,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_MUX(AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT2,										    1,
		    3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT0,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT02,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_MUX(AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT3,										    1,
		    3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT0,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT02,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       2),
	DEV_CLK_MUX(AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,									    AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLK,
		    CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT4,										    1,
		    3),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT0,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    1,
		       0),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_MAIN_PLL4_HFOSC_SEL_OUT02,
		       CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0,										    2,
		       1),
	DEV_CLK_PARENT(AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLOCKS,
		       AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,									    1,
		       2),
};
static struct dev_clk MAIN_dev_clk[2026] __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct dev_clk_data TIFS_INTERNAL_dev_clk_data[1] __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	DEV_CLK(AM275X_DEV_DMSS_AM275_MAIN_0_RINGACC_0_CLOCKS, AM275X_DEV_DMASS0_RINGACC_0_CLK, CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK, 2),
};
static struct dev_clk TIFS_INTERNAL_dev_clk[1] __attribute__((__section__(".bss.devgroup.TIFS_INTERNAL")));

const struct devgroup soc_devgroups[AM275X_PM_DEVGRP_RANGE_ID_MAX] = {
	[PM_DEVGRP_01] =   {
		.dev_clk_data	= MCU_WAKEUP_dev_clk_data,
		.dev_clk	= MCU_WAKEUP_dev_clk,
		.clk_idx	= 329U,
	},
	[PM_DEVGRP_00] =   {
		.dev_clk_data	= MAIN_dev_clk_data,
		.dev_clk	= MAIN_dev_clk,
		.clk_idx	= 2U,
	},
	[PM_DEVGRP_DMSC] = {
		.dev_clk_data	= TIFS_INTERNAL_dev_clk_data,
		.dev_clk	= TIFS_INTERNAL_dev_clk,
		.clk_idx	= 1U,
	},
};
const size_t soc_devgroup_count = ARRAY_SIZE(soc_devgroups);

const struct soc_device_data *const soc_psc_multiple_domains[0] = {
};

const struct dev_data *const soc_device_data_arr[AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD + 1U] = {
	[AM275X_DEV_ADC0] = &am275x_dev_adc12fc_16ffc_main_0,
	[AM275X_DEV_DBG_INTROUTER0] = &am275x_dev_am275_debug_introuter_main_0,
	[AM275X_DEV_MAIN_GPIOMUX_INTROUTER0] = &am275x_dev_am275_main_gpio_introuter_main_0,
	[AM275X_DEV_MCU_MCU_GPIOMUX_INTROUTER0] = &am275x_dev_am275_mcu_gpio_introuter_wkup_0,
	[AM275X_DEV_TIMESYNC_EVENT_INTROUTER0] = &am275x_dev_am275_timesync_introuter_main_0,
	[AM275X_DEV_CPSW0] = &am275x_dev_cpsw_3guss_am62l_main_0,
	[AM275X_DEV_STM0] = &am275x_dev_cxstm500ss_main_0,
	[AM275X_DEV_DCC0] = &am275x_dev_dcc2_main_0,
	[AM275X_DEV_DCC1] = &am275x_dev_dcc2_main_1,
	[AM275X_DEV_DCC2] = &am275x_dev_dcc2_main_2,
	[AM275X_DEV_DCC3] = &am275x_dev_dcc2_main_3,
	[AM275X_DEV_DCC4] = &am275x_dev_dcc2_main_4,
	[AM275X_DEV_DCC5] = &am275x_dev_dcc2_main_5,
	[AM275X_DEV_SMS0] = &am275x_dev_sms_main_0,
	[AM275X_DEV_MCU_DCC0] = &am275x_dev_dcc2_mcu_0,
	[AM275X_DEV_DEBUGSS_WRAP0] = &am275x_dev_debugss_k3_wrap_cv0_main_0,
	[AM275X_DEV_DMASS0] = &am275x_dev_dmss_am275_main_0,
	[AM275X_DEV_DMASS0_BCDMA_0] = &am275x_dev_dmss_am275_main_0_bcdma_0,
	[AM275X_DEV_DMASS0_CBASS_0] = &am275x_dev_dmss_am275_main_0_cbass_0,
	[AM275X_DEV_DMASS0_INTAGGR_0] = &am275x_dev_dmss_am275_main_0_intaggr_0,
	[AM275X_DEV_DMASS0_IPCSS_0] = &am275x_dev_dmss_am275_main_0_ipcss_0,
	[AM275X_DEV_DMASS0_PKTDMA_0] = &am275x_dev_dmss_am275_main_0_pktdma_0,
	[AM275X_DEV_DMASS0_RINGACC_0] = &am275x_dev_dmss_am275_main_0_ringacc_0,
	[AM275X_DEV_TIMER0] = &am275x_dev_dmtimer_dmc1ms_main_0,
	[AM275X_DEV_TIMER1] = &am275x_dev_dmtimer_dmc1ms_main_1,
	[AM275X_DEV_TIMER2] = &am275x_dev_dmtimer_dmc1ms_main_2,
	[AM275X_DEV_TIMER3] = &am275x_dev_dmtimer_dmc1ms_main_3,
	[AM275X_DEV_TIMER4] = &am275x_dev_dmtimer_dmc1ms_main_4,
	[AM275X_DEV_TIMER5] = &am275x_dev_dmtimer_dmc1ms_main_5,
	[AM275X_DEV_TIMER6] = &am275x_dev_dmtimer_dmc1ms_main_6,
	[AM275X_DEV_TIMER7] = &am275x_dev_dmtimer_dmc1ms_main_7,
	[AM275X_DEV_TIMER8] = &am275x_dev_dmtimer_dmc1ms_main_8,
	[AM275X_DEV_TIMER9] = &am275x_dev_dmtimer_dmc1ms_main_9,
	[AM275X_DEV_TIMER10] = &am275x_dev_dmtimer_dmc1ms_main_10,
	[AM275X_DEV_TIMER11] = &am275x_dev_dmtimer_dmc1ms_main_11,
	[AM275X_DEV_ECAP0] = &am275x_dev_ecap_main_0,
	[AM275X_DEV_ECAP1] = &am275x_dev_ecap_main_1,
	[AM275X_DEV_ECAP2] = &am275x_dev_ecap_main_2,
	[AM275X_DEV_MMCSD0] = &am275x_dev_emmcsd8ss_main_0,
	[AM275X_DEV_WKUP_GTC0] = &am275x_dev_gtc_r10_wkup_0,
	[AM275X_DEV_ESM0] = &am275x_dev_esm_am67_main_main_0,
	[AM275X_DEV_WKUP_ESM0] = &am275x_dev_esm_am64_mcu_wkup_0,
	[AM275X_DEV_FSS1] = &am275x_dev_fss_main_0,
	[AM275X_DEV_FSS1_FSAS_0] = &am275x_dev_fss_main_0_fsas_0,
	[AM275X_DEV_FSS1_OSPI_0] = &am275x_dev_fss_main_0_ospi_0,
	[AM275X_DEV_GPIO0] = &am275x_dev_gpio_144_main_0,
	[AM275X_DEV_GPIO1] = &am275x_dev_gpio_144_main_1,
	[AM275X_DEV_MCU_GPIO0] = &am275x_dev_gpio_144_mcu_0,
	[AM275X_DEV_LED0] = &am275x_dev_k3_led2vbus_main_0,
	[AM275X_DEV_DDPA0] = &am275x_dev_k3_ddpa_main_0,
	[AM275X_DEV_EPWM0] = &am275x_dev_k3_epwm_main_0,
	[AM275X_DEV_EPWM1] = &am275x_dev_k3_epwm_main_1,
	[AM275X_DEV_EPWM2] = &am275x_dev_k3_epwm_main_2,
	[AM275X_DEV_WKUP_VTM0] = &am275x_dev_k3vtm_n16ffc_wkup_0,
	[AM275X_DEV_MAILBOX0] = &am275x_dev_mailbox8_main_0,
	[AM275X_DEV_MCAN0] = &am275x_dev_mcanss_main_0,
	[AM275X_DEV_MCAN1] = &am275x_dev_mcanss_main_1,
	[AM275X_DEV_I2C0] = &am275x_dev_mshsi2c_main_0,
	[AM275X_DEV_I2C1] = &am275x_dev_mshsi2c_main_1,
	[AM275X_DEV_I2C2] = &am275x_dev_mshsi2c_main_2,
	[AM275X_DEV_I2C3] = &am275x_dev_mshsi2c_main_3,
	[AM275X_DEV_WKUP_I2C0] = &am275x_dev_mshsi2c_wkup_0,
	[AM275X_DEV_WKUP_TIMER0] = &am275x_dev_dmtimer_dmc1ms_wkup_0,
	[AM275X_DEV_WKUP_TIMER1] = &am275x_dev_dmtimer_dmc1ms_wkup_1,
	[AM275X_DEV_WKUP_UART0] = &am275x_dev_usart_wkup_0,
	[AM275X_DEV_MCRC64_0] = &am275x_dev_mcrc64_main_0,
	[AM275X_DEV_WKUP_RTCSS0] = &am275x_dev_rtcss_wkup_0,
	[AM275X_DEV_WKUP_R5FSS0_SS0] = &am275x_dev_pulsar_ul_wkup_0_cortex_r5_ss_0,
	[AM275X_DEV_WKUP_R5FSS0] = &am275x_dev_pulsar_ul_wkup_0,
	[AM275X_DEV_WKUP_R5FSS0_CORE0] = &am275x_dev_pulsar_ul_wkup_0_R5_0,
	[AM275X_DEV_RTI0] = &am275x_dev_rti_cfg1_main_r5_0_core0,
	[AM275X_DEV_RTI1] = &am275x_dev_rti_cfg1_main_r5_0_core1,
	[AM275X_DEV_RTI2] = &am275x_dev_rti_cfg1_main_r5_1_core0,
	[AM275X_DEV_RTI3] = &am275x_dev_rti_cfg1_main_r5_1_core1,
	[AM275X_DEV_WKUP_RTI0] = &am275x_dev_rti_cfg1_wkup_dm_0,
	[AM275X_DEV_PSCSS0] = &am275x_dev_am275_main_psc_wrap_main_0.drv_data.dev_data,
	[AM275X_DEV_WKUP_PSC0] = &am275x_dev_sam62a_mcu_psc_wrap_wkup_0.drv_data.dev_data,
	[AM275X_DEV_MCSPI0] = &am275x_dev_spi_main_0,
	[AM275X_DEV_MCSPI1] = &am275x_dev_spi_main_1,
	[AM275X_DEV_MCSPI2] = &am275x_dev_spi_main_2,
	[AM275X_DEV_MCSPI3] = &am275x_dev_spi_main_3,
	[AM275X_DEV_MCSPI4] = &am275x_dev_spi_main_4,
	[AM275X_DEV_UART0] = &am275x_dev_usart_main_0,
	[AM275X_DEV_SPINLOCK0] = &am275x_dev_spinlock256_main_0,
	[AM275X_DEV_UART1] = &am275x_dev_usart_main_1,
	[AM275X_DEV_UART2] = &am275x_dev_usart_main_2,
	[AM275X_DEV_UART3] = &am275x_dev_usart_main_3,
	[AM275X_DEV_UART4] = &am275x_dev_usart_main_4,
	[AM275X_DEV_UART5] = &am275x_dev_usart_main_5,
	[AM275X_DEV_BOARD0] = &am275x_dev_board_0,
	[AM275X_DEV_UART6] = &am275x_dev_usart_main_6,
	[AM275X_DEV_USB0] = &am275x_dev_usb2ss_16ffc_main_0,
	[AM275X_DEV_WKUP_PBIST0] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_wkup_0,
	[AM275X_DEV_DEBUGSS0] = &am275x_dev_sam62a_debug_main_cell_main_0,
	[AM275X_DEV_WKUP_DEEPSLEEP_SOURCES0] = &am275x_dev_sam62_dm_wakeup_deepsleep_sources_wkup_0,
	[AM275X_DEV_MAIN_USB0_ISO_VD] = &am275x_dev_main_usb0_iso_VD,
	[AM275X_DEV_MCU_MCU_16FF0] = &am275x_dev_am275_mcu_16ff_mcu_0,
	[AM275X_DEV_DCC6] = &am275x_dev_dcc2_main_6,
	[AM275X_DEV_MCASP0] = &am275x_dev_mcasp_main_0,
	[AM275X_DEV_MCASP1] = &am275x_dev_mcasp_main_1,
	[AM275X_DEV_MCASP2] = &am275x_dev_mcasp_main_2,
	[AM275X_DEV_CLK_32K_RC_SEL_DEV_VD] = &am275x_dev_clk_32k_rc_sel_dev_VD,
	[AM275X_DEV_CPT2_AGGR1] = &am275x_dev_cpt2_aggregator32_main_dm_clk2,
	[AM275X_DEV_CPT2_AGGR0] = &am275x_dev_cpt2_aggregator32_main_sysclk2,
	[AM275X_DEV_CPT2_AGGR2] = &am275x_dev_cpt2_aggregator32_r5ss_clk2,
	[AM275X_DEV_MCU_DCC1] = &am275x_dev_dcc2_mcu_1,
	[AM275X_DEV_RTI4] = &am275x_dev_rti_cfg1_main_C7_0,
	[AM275X_DEV_C7X256V0] = &am275x_dev_am275_c7xv_wrap_0_main_0,
	[AM275X_DEV_C7X256V0_C7XV_CORE_0] = &am275x_dev_am275_c7xv_wrap_0_main_0_c7xv_core_0,
	[AM275X_DEV_C7X256V0_CORE0] = &am275x_dev_am275_c7xv_wrap_0_main_0_c7xv_corepac_0,
	[AM275X_DEV_C7X256V0_CLEC] = &am275x_dev_am275_c7xv_wrap_0_main_0_clec_0,
	[AM275X_DEV_C7X256V0_CLK] = &am275x_dev_am275_c7xv_wrap_0_main_0_clock_control_0,
	[AM275X_DEV_C7X256V0_DEBUG] = &am275x_dev_am275_c7xv_wrap_0_main_0_debug_wrap_0,
	[AM275X_DEV_C7X256V0_GICSS] = &am275x_dev_am275_c7xv_wrap_0_main_0_gic500ss_0,
	[AM275X_DEV_C7X256V0_PBIST] = &am275x_dev_am275_c7xv_wrap_0_main_0_pbist_wrap_0,
	[AM275X_DEV_WKUP_CLKOUT_SEL_DEV_VD] = &am275x_dev_wkup_clkout_sel_dev_VD,
	[AM275X_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD] = &am275x_dev_mcu_obsclk_mux_sel_dev_VD,
	[AM275X_DEV_OBSCLK0_MUX_SEL_DEV_VD] = &am275x_dev_obsclk0_mux_sel_dev_VD,
	[AM275X_DEV_DCC7] = &am275x_dev_dcc2_main_7,
	[AM275X_DEV_DCC8] = &am275x_dev_dcc2_main_8,
	[AM275X_DEV_ATL0] = &am275x_dev_atl_main_0,
	[AM275X_DEV_PBIST1] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_r5_0,
	[AM275X_DEV_MCASP3] = &am275x_dev_mcasp_main_3,
	[AM275X_DEV_MCASP4] = &am275x_dev_mcasp_main_4,
	[AM275X_DEV_I2C4] = &am275x_dev_mshsi2c_main_4,
	[AM275X_DEV_RTI5] = &am275x_dev_rti_cfg1_main_C7_1,
	[AM275X_DEV_C7X256V1] = &am275x_dev_am275_c7xv_wrap_1_main_0,
	[AM275X_DEV_C7X256V1_C7XV_CORE_0] = &am275x_dev_am275_c7xv_wrap_1_main_0_c7xv_core_0,
	[AM275X_DEV_C7X256V1_CORE0] = &am275x_dev_am275_c7xv_wrap_1_main_0_c7xv_corepac_0,
	[AM275X_DEV_C7X256V1_CLEC] = &am275x_dev_am275_c7xv_wrap_1_main_0_clec_0,
	[AM275X_DEV_C7X256V1_CLK] = &am275x_dev_am275_c7xv_wrap_1_main_0_clock_control_0,
	[AM275X_DEV_C7X256V1_DEBUG] = &am275x_dev_am275_c7xv_wrap_1_main_0_debug_wrap_0,
	[AM275X_DEV_C7X256V1_GICSS] = &am275x_dev_am275_c7xv_wrap_1_main_0_gic500ss_0,
	[AM275X_DEV_C7X256V1_PBIST] = &am275x_dev_am275_c7xv_wrap_1_main_0_pbist_wrap_0,
	[AM275X_DEV_TIMER12] = &am275x_dev_dmtimer_dmc1ms_main_12,
	[AM275X_DEV_TIMER13] = &am275x_dev_dmtimer_dmc1ms_main_13,
	[AM275X_DEV_TIMER14] = &am275x_dev_dmtimer_dmc1ms_main_14,
	[AM275X_DEV_TIMER15] = &am275x_dev_dmtimer_dmc1ms_main_15,
	[AM275X_DEV_ECAP3] = &am275x_dev_ecap_main_3,
	[AM275X_DEV_ECAP4] = &am275x_dev_ecap_main_4,
	[AM275X_DEV_ECAP5] = &am275x_dev_ecap_main_5,
	[AM275X_DEV_FSS1_HYPERBUS1P0_0] = &am275x_dev_fss_main_0_hyperbus1p0_0,
	[AM275X_DEV_FSS1_MISC_0] = &am275x_dev_fss_main_0_misc_0,
	[AM275X_DEV_FSS1_OSPI_1] = &am275x_dev_fss_main_0_ospi_1,
	[AM275X_DEV_FSS0] = &am275x_dev_fss_of_ul_main_0,
	[AM275X_DEV_AASRC0] = &am275x_dev_k3_aasrc_main_0,
	[AM275X_DEV_AASRC1] = &am275x_dev_k3_aasrc_main_1,
	[AM275X_DEV_PBIST0] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_ip_0,
	[AM275X_DEV_PBIST2] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_r5_1,
	[AM275X_DEV_PBIST3] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_0,
	[AM275X_DEV_PBIST4] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_1,
	[AM275X_DEV_PBIST5] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_2,
	[AM275X_DEV_PBIST6] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_3,
	[AM275X_DEV_PBIST7] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_4,
	[AM275X_DEV_PBIST8] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_main_sram_5,
	[AM275X_DEV_WKUP_PBIST1] = &am275x_dev_k3_pbist_8c28p_4bit_wrap_ret_ram,
	[AM275X_DEV_MCAN2] = &am275x_dev_mcanss_main_2,
	[AM275X_DEV_MCAN3] = &am275x_dev_mcanss_main_3,
	[AM275X_DEV_MCAN4] = &am275x_dev_mcanss_main_4,
	[AM275X_DEV_MLB0] = &am275x_dev_mlbss2p0_main_0,
	[AM275X_DEV_I2C5] = &am275x_dev_mshsi2c_main_5,
	[AM275X_DEV_I2C6] = &am275x_dev_mshsi2c_main_6,
	[AM275X_DEV_R5FSS0] = &am275x_dev_pulsar_sl_main_0,
	[AM275X_DEV_R5FSS1] = &am275x_dev_pulsar_sl_main_1,
	[AM275X_DEV_R5FSS0_CORE0] = &am275x_dev_pulsar_sl_main_0_R5_0,
	[AM275X_DEV_R5FSS0_CORE1] = &am275x_dev_pulsar_sl_main_0_R5_1,
	[AM275X_DEV_R5FSS1_CORE0] = &am275x_dev_pulsar_sl_main_1_R5_0,
	[AM275X_DEV_R5FSS1_CORE1] = &am275x_dev_pulsar_sl_main_1_R5_1,
	[AM275X_DEV_RL2_OF_CBA4_0] = &am275x_dev_rl2_of_cba4_main_r5_0_core0,
	[AM275X_DEV_RL2_OF_CBA4_1] = &am275x_dev_rl2_of_cba4_main_r5_0_core1,
	[AM275X_DEV_RL2_OF_CBA4_2] = &am275x_dev_rl2_of_cba4_main_r5_1_core0,
	[AM275X_DEV_RL2_OF_CBA4_3] = &am275x_dev_rl2_of_cba4_main_r5_1_core1,
	[AM275X_DEV_RL2_CORE0_CFG0] = &am275x_dev_rl2_of_cba4_tagram_0_main_0,
	[AM275X_DEV_RL2_CORE0_CFG1] = &am275x_dev_rl2_of_cba4_tagram_0_main_1,
	[AM275X_DEV_RL2_CORE1_CFG0] = &am275x_dev_rl2_of_cba4_tagram_1_main_0,
	[AM275X_DEV_RL2_CORE1_CFG1] = &am275x_dev_rl2_of_cba4_tagram_1_main_1,
	[AM275X_DEV_MCASP0_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp0_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP1_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp1_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP2_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp2_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP3_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp3_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP4_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp4_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP0_LOCAL_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp0_local_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP1_LOCAL_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp1_local_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP2_LOCAL_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp2_local_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP3_LOCAL_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp3_local_auxclk_sel_dev_VD,
	[AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD] = &am275x_dev_mcasp4_local_auxclk_sel_dev_VD,
};

struct device soc_devices[AM275X_DEV_MCASP4_LOCAL_AUXCLK_SEL_DEV_VD + 1U];
const size_t soc_device_count = ARRAY_SIZE(soc_device_data_arr);

struct device *const this_dev = soc_devices + AM275X_DEV_SMS0;
