// Seed: 2880499548
module module_0 (
    input tri0 id_0,
    input wand id_1
);
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wand id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    input tri0 id_10,
    input supply1 id_11
);
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = id_11;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri1 id_9[1  -  -1 : ""],
    input tri id_10,
    input wor id_11,
    output uwire id_12,
    output supply0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output tri0 id_16,
    output wor id_17,
    input tri0 id_18,
    output tri0 id_19,
    input wor id_20,
    output wand id_21[1 'b0],
    output tri0 id_22,
    output wire id_23,
    output wire id_24
);
  wire [1 : 1 'h0] id_26;
  id_27 :
  assert property (@(*) id_27) return id_4;
  module_0 modCall_1 (
      id_20,
      id_11
  );
  assign modCall_1.id_1 = 0;
  logic id_28;
endmodule
