

================================================================
== Vitis HLS Report for 'forwardSubstitution'
================================================================
* Date:           Fri Oct 17 17:44:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    264|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   77|    5754|  11583|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    2688|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   77|    8442|  12423|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   35|       7|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U109  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U110  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U111  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U113  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U114  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U115  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U116  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U117  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U118  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U119  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U123  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U124  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U125  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U112  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U121  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U127  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  77| 5754|11583|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |xor_ln127_1_fu_245_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_2_fu_273_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_3_fu_259_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_4_fu_286_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_5_fu_202_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_6_fu_299_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_7_fu_231_p2  |       xor|   0|  0|  33|          32|          33|
    |xor_ln127_fu_216_p2    |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 264|         256|         264|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |L_0_0_1_val_int_reg       |  32|   0|   32|          0|
    |L_0_0_1_val_read_reg_407  |  32|   0|   32|          0|
    |L_0_0_2_val_int_reg       |  32|   0|   32|          0|
    |L_0_0_2_val_read_reg_401  |  32|   0|   32|          0|
    |L_0_0_3_val_int_reg       |  32|   0|   32|          0|
    |L_0_0_3_val_read_reg_395  |  32|   0|   32|          0|
    |L_1_0_2_val_int_reg       |  32|   0|   32|          0|
    |L_1_0_2_val_read_reg_388  |  32|   0|   32|          0|
    |L_1_0_3_val_int_reg       |  32|   0|   32|          0|
    |L_1_0_3_val_read_reg_381  |  32|   0|   32|          0|
    |L_2_0_3_val_int_reg       |  32|   0|   32|          0|
    |L_2_0_3_val_read_reg_373  |  32|   0|   32|          0|
    |Y_1_1_reg_458             |  32|   0|   32|          0|
    |Y_2_2_reg_545             |  32|   0|   32|          0|
    |bitcast_ln127_11_reg_429  |  32|   0|   32|          0|
    |bitcast_ln127_15_reg_519  |  32|   0|   32|          0|
    |bitcast_ln127_1_reg_465   |  32|   0|   32|          0|
    |bitcast_ln127_3_reg_562   |  32|   0|   32|          0|
    |bitcast_ln127_7_reg_568   |  32|   0|   32|          0|
    |mul_1_1_reg_413           |  32|   0|   32|          0|
    |mul_1_2_1_reg_492         |  32|   0|   32|          0|
    |mul_1_2_reg_418           |  32|   0|   32|          0|
    |mul_1_3_1_reg_503         |  32|   0|   32|          0|
    |mul_1_3_2_reg_579         |  32|   0|   32|          0|
    |mul_1_3_reg_443           |  32|   0|   32|          0|
    |mul_227_1_reg_477         |  32|   0|   32|          0|
    |mul_2_2_1_reg_448         |  32|   0|   32|          0|
    |mul_2_3_1_reg_514         |  32|   0|   32|          0|
    |mul_2_3_2_reg_584         |  32|   0|   32|          0|
    |mul_338_1_reg_487         |  32|   0|   32|          0|
    |mul_338_2_reg_574         |  32|   0|   32|          0|
    |mul_3_3_2_reg_557         |  32|   0|   32|          0|
    |sum_10_reg_535            |  32|   0|   32|          0|
    |sum_11_reg_497            |  32|   0|   32|          0|
    |sum_12_reg_540            |  32|   0|   32|          0|
    |sum_13_reg_599            |  32|   0|   32|          0|
    |sum_14_reg_508            |  32|   0|   32|          0|
    |sum_15_reg_551            |  32|   0|   32|          0|
    |sum_16_reg_604            |  32|   0|   32|          0|
    |sum_17_reg_589            |  32|   0|   32|          0|
    |sum_3_reg_472             |  32|   0|   32|          0|
    |sum_4_reg_525             |  32|   0|   32|          0|
    |sum_5_reg_482             |  32|   0|   32|          0|
    |sum_6_reg_530             |  32|   0|   32|          0|
    |sum_7_reg_594             |  32|   0|   32|          0|
    |sum_8_reg_423             |  32|   0|   32|          0|
    |sum_9_reg_437             |  32|   0|   32|          0|
    |sum_reg_453               |  32|   0|   32|          0|
    |L_0_0_1_val_read_reg_407  |  64|  32|   32|          0|
    |L_0_0_2_val_read_reg_401  |  64|  32|   32|          0|
    |L_0_0_3_val_read_reg_395  |  64|  32|   32|          0|
    |L_1_0_2_val_read_reg_388  |  64|  32|   32|          0|
    |L_1_0_3_val_read_reg_381  |  64|  32|   32|          0|
    |L_2_0_3_val_read_reg_373  |  64|  32|   32|          0|
    |Y_1_1_reg_458             |  64|  32|   32|          0|
    |Y_2_2_reg_545             |  64|  32|   32|          0|
    |bitcast_ln127_11_reg_429  |  64|  32|   32|          0|
    |bitcast_ln127_15_reg_519  |  64|  32|   32|          0|
    |bitcast_ln127_1_reg_465   |  64|  32|   32|          0|
    |bitcast_ln127_3_reg_562   |  64|  32|   32|          0|
    |bitcast_ln127_7_reg_568   |  64|  32|   32|          0|
    |sum_12_reg_540            |  64|  32|   32|          0|
    |sum_14_reg_508            |  64|  32|   32|          0|
    |sum_15_reg_551            |  64|  32|   32|          0|
    |sum_6_reg_530             |  64|  32|   32|          0|
    |sum_9_reg_437             |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2688| 576| 2112|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_0   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_1   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_2   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_3   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_4   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_5   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_6   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_7   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_8   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_9   |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_10  |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|ap_return_11  |  out|   32|  ap_ctrl_hs|  forwardSubstitution|  return value|
|L_0_0_1_val   |   in|   32|     ap_none|          L_0_0_1_val|        scalar|
|L_0_0_2_val   |   in|   32|     ap_none|          L_0_0_2_val|        scalar|
|L_0_0_3_val   |   in|   32|     ap_none|          L_0_0_3_val|        scalar|
|L_1_0_2_val   |   in|   32|     ap_none|          L_1_0_2_val|        scalar|
|L_1_0_3_val   |   in|   32|     ap_none|          L_1_0_3_val|        scalar|
|L_2_0_3_val   |   in|   32|     ap_none|          L_2_0_3_val|        scalar|
+--------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%L_2_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_2_0_3_val" [LU.cpp:125]   --->   Operation 34 'read' 'L_2_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%L_1_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_3_val" [LU.cpp:125]   --->   Operation 35 'read' 'L_1_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%L_1_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_2_val" [LU.cpp:125]   --->   Operation 36 'read' 'L_1_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%L_0_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_3_val" [LU.cpp:125]   --->   Operation 37 'read' 'L_0_0_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%L_0_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_2_val" [LU.cpp:125]   --->   Operation 38 'read' 'L_0_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%L_0_0_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_1_val" [LU.cpp:125]   --->   Operation 39 'read' 'L_0_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 40 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 41 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 41 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 42 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 42 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 43 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 43 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 44 [5/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 44 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 45 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 46 [4/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 46 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 47 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 48 [3/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 48 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 49 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 50 [2/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 50 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 51 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 52 [1/5] (7.25ns)   --->   "%sum_8 = fadd i32 %mul_1_1, i32 0" [LU.cpp:125]   --->   Operation 52 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 53 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 54 [5/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 54 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [5/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 55 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 56 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 57 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln127_10 = bitcast i32 %sum_8" [LU.cpp:127]   --->   Operation 58 'bitcast' 'bitcast_ln127_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.99ns)   --->   "%xor_ln127_5 = xor i32 %bitcast_ln127_10, i32 2147483648" [LU.cpp:127]   --->   Operation 59 'xor' 'xor_ln127_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln127_11 = bitcast i32 %xor_ln127_5" [LU.cpp:127]   --->   Operation 60 'bitcast' 'bitcast_ln127_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [4/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 61 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 62 [4/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 62 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [4/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 63 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 64 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 65 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [3/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 66 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 67 [3/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 67 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [3/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 68 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 69 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 70 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [2/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 71 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 72 [2/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 72 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [2/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 73 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul_1_2, i32 0" [LU.cpp:125]   --->   Operation 74 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 75 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 76 'fmul' 'mul_2_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 77 [1/5] (7.25ns)   --->   "%sum = fadd i32 %L_0_0_1_val_read, i32 0" [LU.cpp:125]   --->   Operation 77 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 78 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 79 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/5] (7.25ns)   --->   "%Y_1_1 = fsub i32 1, i32 %sum_8" [LU.cpp:127]   --->   Operation 80 'fsub' 'Y_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [5/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 81 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [5/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 82 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %sum" [LU.cpp:127]   --->   Operation 83 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln127 = xor i32 %bitcast_ln127, i32 2147483648" [LU.cpp:127]   --->   Operation 84 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %xor_ln127" [LU.cpp:127]   --->   Operation 85 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 86 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [4/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 87 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 88 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [4/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 89 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [4/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 90 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [4/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 91 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [4/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 92 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [4/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 93 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [4/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 94 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 95 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 95 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [3/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 96 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 97 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [3/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 98 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [3/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 99 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [3/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 100 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [3/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 101 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [3/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 102 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [3/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 103 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 104 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 104 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [2/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 105 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 106 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [2/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 107 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [2/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 108 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [2/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 109 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [2/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 110 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [2/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 111 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [2/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 112 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 113 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %L_0_0_2_val_read, i32 0" [LU.cpp:125]   --->   Operation 113 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/4] (5.70ns)   --->   "%mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 114 'fmul' 'mul_227_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %L_0_0_3_val_read, i32 0" [LU.cpp:125]   --->   Operation 115 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/4] (5.70ns)   --->   "%mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 116 'fmul' 'mul_338_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read" [LU.cpp:125]   --->   Operation 117 'fmul' 'mul_1_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/5] (7.25ns)   --->   "%sum_11 = fadd i32 %mul_1_3, i32 0" [LU.cpp:125]   --->   Operation 118 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/4] (5.70ns)   --->   "%mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 119 'fmul' 'mul_1_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/5] (7.25ns)   --->   "%sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1" [LU.cpp:125]   --->   Operation 120 'fadd' 'sum_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/4] (5.70ns)   --->   "%mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read" [LU.cpp:125]   --->   Operation 121 'fmul' 'mul_2_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 122 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 122 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [5/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 123 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [5/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 124 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [5/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 125 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [5/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 126 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [5/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 127 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 128 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 128 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [4/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 129 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [4/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 130 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [4/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 131 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [4/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 132 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [4/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 133 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln127_14 = bitcast i32 %sum_14" [LU.cpp:127]   --->   Operation 134 'bitcast' 'bitcast_ln127_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln127_7 = xor i32 %bitcast_ln127_14, i32 2147483648" [LU.cpp:127]   --->   Operation 135 'xor' 'xor_ln127_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln127_15 = bitcast i32 %xor_ln127_7" [LU.cpp:127]   --->   Operation 136 'bitcast' 'bitcast_ln127_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [4/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 137 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 138 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 138 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [3/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 139 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [3/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 140 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [3/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 141 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [3/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 142 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [3/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 143 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [3/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 144 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 145 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 145 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [2/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 146 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [2/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 147 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [2/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 148 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [2/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 149 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [2/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 150 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [2/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 151 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 152 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_227_1" [LU.cpp:125]   --->   Operation 152 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_338_1" [LU.cpp:125]   --->   Operation 153 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/5] (7.25ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1" [LU.cpp:125]   --->   Operation 154 'fadd' 'sum_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/5] (7.25ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1" [LU.cpp:125]   --->   Operation 155 'fadd' 'sum_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/5] (7.25ns)   --->   "%Y_2_2 = fsub i32 1, i32 %sum_14" [LU.cpp:127]   --->   Operation 156 'fsub' 'Y_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/5] (7.25ns)   --->   "%sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1" [LU.cpp:125]   --->   Operation 157 'fadd' 'sum_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/4] (5.70ns)   --->   "%mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 158 'fmul' 'mul_3_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %sum_4" [LU.cpp:127]   --->   Operation 159 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.99ns)   --->   "%xor_ln127_1 = xor i32 %bitcast_ln127_2, i32 2147483648" [LU.cpp:127]   --->   Operation 160 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %xor_ln127_1" [LU.cpp:127]   --->   Operation 161 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [4/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 162 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln127_6 = bitcast i32 %sum_10" [LU.cpp:127]   --->   Operation 163 'bitcast' 'bitcast_ln127_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.99ns)   --->   "%xor_ln127_3 = xor i32 %bitcast_ln127_6, i32 2147483648" [LU.cpp:127]   --->   Operation 164 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln127_7 = bitcast i32 %xor_ln127_3" [LU.cpp:127]   --->   Operation 165 'bitcast' 'bitcast_ln127_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [4/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 166 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [4/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 167 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [5/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 168 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 169 [3/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 169 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 170 [3/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 170 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [3/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 171 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [4/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 172 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 173 [2/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 173 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [2/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 174 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [2/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 175 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [3/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 176 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 177 [1/4] (5.70ns)   --->   "%mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 177 'fmul' 'mul_338_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 178 [1/4] (5.70ns)   --->   "%mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 178 'fmul' 'mul_1_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/4] (5.70ns)   --->   "%mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read" [LU.cpp:125]   --->   Operation 179 'fmul' 'mul_2_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 180 [2/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 180 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 181 [5/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 181 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [5/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 182 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [5/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 183 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/5] (7.25ns)   --->   "%sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2" [LU.cpp:125]   --->   Operation 184 'fadd' 'sum_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 185 [4/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 185 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [4/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 186 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [4/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 187 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [5/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 188 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 189 [3/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 189 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 190 [3/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 190 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [3/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 191 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [4/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 192 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 193 [2/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 193 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [2/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 194 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [2/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 195 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [3/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 196 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 197 [1/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_338_2" [LU.cpp:125]   --->   Operation 197 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 198 [1/5] (7.25ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2" [LU.cpp:125]   --->   Operation 198 'fadd' 'sum_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/5] (7.25ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2" [LU.cpp:125]   --->   Operation 199 'fadd' 'sum_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [2/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 200 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln127_4 = bitcast i32 %sum_7" [LU.cpp:127]   --->   Operation 201 'bitcast' 'bitcast_ln127_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.99ns)   --->   "%xor_ln127_2 = xor i32 %bitcast_ln127_4, i32 2147483648" [LU.cpp:127]   --->   Operation 202 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln127_5 = bitcast i32 %xor_ln127_2" [LU.cpp:127]   --->   Operation 203 'bitcast' 'bitcast_ln127_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln127_8 = bitcast i32 %sum_13" [LU.cpp:127]   --->   Operation 204 'bitcast' 'bitcast_ln127_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.99ns)   --->   "%xor_ln127_4 = xor i32 %bitcast_ln127_8, i32 2147483648" [LU.cpp:127]   --->   Operation 205 'xor' 'xor_ln127_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln127_9 = bitcast i32 %xor_ln127_4" [LU.cpp:127]   --->   Operation 206 'bitcast' 'bitcast_ln127_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln127_12 = bitcast i32 %sum_16" [LU.cpp:127]   --->   Operation 207 'bitcast' 'bitcast_ln127_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.99ns)   --->   "%xor_ln127_6 = xor i32 %bitcast_ln127_12, i32 2147483648" [LU.cpp:127]   --->   Operation 208 'xor' 'xor_ln127_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln127_13 = bitcast i32 %xor_ln127_6" [LU.cpp:127]   --->   Operation 209 'bitcast' 'bitcast_ln127_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/5] (7.25ns)   --->   "%Y_3_3 = fsub i32 1, i32 %sum_17" [LU.cpp:127]   --->   Operation 210 'fsub' 'Y_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%newret = insertvalue i384 <undef>, i32 %bitcast_ln127_1" [LU.cpp:127]   --->   Operation 211 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i384 %newret, i32 %Y_1_1" [LU.cpp:127]   --->   Operation 212 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i384 %newret2, i32 %bitcast_ln127_11" [LU.cpp:127]   --->   Operation 213 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i384 %newret4, i32 %bitcast_ln127_11" [LU.cpp:127]   --->   Operation 214 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i384 %newret6, i32 %bitcast_ln127_3" [LU.cpp:127]   --->   Operation 215 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i384 %newret8, i32 %bitcast_ln127_7" [LU.cpp:127]   --->   Operation 216 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i384 %newret1, i32 %Y_2_2" [LU.cpp:127]   --->   Operation 217 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i384 %newret3, i32 %bitcast_ln127_15" [LU.cpp:127]   --->   Operation 218 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i384 %newret5, i32 %bitcast_ln127_5" [LU.cpp:127]   --->   Operation 219 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i384 %newret7, i32 %bitcast_ln127_9" [LU.cpp:127]   --->   Operation 220 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i384 %newret9, i32 %bitcast_ln127_13" [LU.cpp:127]   --->   Operation 221 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i384 %newret10, i32 %Y_3_3" [LU.cpp:127]   --->   Operation 222 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i384 %newret11" [LU.cpp:127]   --->   Operation 223 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ L_0_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_0_0_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_0_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_1_0_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_1_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_2_0_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_2_0_3_val_read (read       ) [ 0111111111111111111111111111000000]
L_1_0_3_val_read (read       ) [ 0111111111111111111000000000000000]
L_1_0_2_val_read (read       ) [ 0111111111111111111000000000000000]
L_0_0_3_val_read (read       ) [ 0111111111111111111000000000000000]
L_0_0_2_val_read (read       ) [ 0111111111111111111000000000000000]
L_0_0_1_val_read (read       ) [ 0111111111111110000000000000000000]
mul_1_1          (fmul       ) [ 0100011111000000000000000000000000]
mul_1_2          (fmul       ) [ 0100000001111100000000000000000000]
sum_8            (fadd       ) [ 0100000000111110000000000000000000]
bitcast_ln127_10 (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_5      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_11 (bitcast    ) [ 0100000000011111111111111111111111]
sum_9            (fadd       ) [ 0100000000000011111111110000000000]
mul_1_3          (fmul       ) [ 0100000000000011111000000000000000]
mul_2_2_1        (fmul       ) [ 0100000000000011111000000000000000]
sum              (fadd       ) [ 0100000000000001000000000000000000]
Y_1_1            (fsub       ) [ 0100000000000001111111111111111111]
bitcast_ln127    (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127        (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_1  (bitcast    ) [ 0100000000000000111111111111111111]
sum_3            (fadd       ) [ 0100000000000000000111110000000000]
mul_227_1        (fmul       ) [ 0100000000000000000111110000000000]
sum_5            (fadd       ) [ 0100000000000000000111110000000000]
mul_338_1        (fmul       ) [ 0100000000000000000111110000000000]
mul_1_2_1        (fmul       ) [ 0100000000000000000111110000000000]
sum_11           (fadd       ) [ 0100000000000000000111110000000000]
mul_1_3_1        (fmul       ) [ 0100000000000000000111110000000000]
sum_14           (fadd       ) [ 0100000000000000000111110000000000]
mul_2_3_1        (fmul       ) [ 0100000000000000000111110000000000]
bitcast_ln127_14 (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_7      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_15 (bitcast    ) [ 0100000000000000000001111111111111]
sum_4            (fadd       ) [ 0100000000000000000000001000000000]
sum_6            (fadd       ) [ 0100000000000000000000001111111110]
sum_10           (fadd       ) [ 0100000000000000000000001000000000]
sum_12           (fadd       ) [ 0100000000000000000000001111111110]
Y_2_2            (fsub       ) [ 0100000000000000000000001111111111]
sum_15           (fadd       ) [ 0100000000000000000000001111111110]
mul_3_3_2        (fmul       ) [ 0100000000000000000000001111100000]
bitcast_ln127_2  (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_1      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_3  (bitcast    ) [ 0100000000000000000000000111111111]
bitcast_ln127_6  (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_3      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_7  (bitcast    ) [ 0100000000000000000000000111111111]
mul_338_2        (fmul       ) [ 0100000000000000000000000000111110]
mul_1_3_2        (fmul       ) [ 0100000000000000000000000000111110]
mul_2_3_2        (fmul       ) [ 0100000000000000000000000000111110]
sum_17           (fadd       ) [ 0100000000000000000000000000011111]
sum_7            (fadd       ) [ 0100000000000000000000000000000001]
sum_13           (fadd       ) [ 0100000000000000000000000000000001]
sum_16           (fadd       ) [ 0100000000000000000000000000000001]
bitcast_ln127_4  (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_2      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_5  (bitcast    ) [ 0000000000000000000000000000000000]
bitcast_ln127_8  (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_4      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_9  (bitcast    ) [ 0000000000000000000000000000000000]
bitcast_ln127_12 (bitcast    ) [ 0000000000000000000000000000000000]
xor_ln127_6      (xor        ) [ 0000000000000000000000000000000000]
bitcast_ln127_13 (bitcast    ) [ 0000000000000000000000000000000000]
Y_3_3            (fsub       ) [ 0000000000000000000000000000000000]
newret           (insertvalue) [ 0000000000000000000000000000000000]
newret2          (insertvalue) [ 0000000000000000000000000000000000]
newret4          (insertvalue) [ 0000000000000000000000000000000000]
newret6          (insertvalue) [ 0000000000000000000000000000000000]
newret8          (insertvalue) [ 0000000000000000000000000000000000]
newret1          (insertvalue) [ 0000000000000000000000000000000000]
newret3          (insertvalue) [ 0000000000000000000000000000000000]
newret5          (insertvalue) [ 0000000000000000000000000000000000]
newret7          (insertvalue) [ 0000000000000000000000000000000000]
newret9          (insertvalue) [ 0000000000000000000000000000000000]
newret10         (insertvalue) [ 0000000000000000000000000000000000]
newret11         (insertvalue) [ 0000000000000000000000000000000000]
ret_ln127        (ret        ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L_0_0_1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_0_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="L_0_0_2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_0_0_2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L_0_0_3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_0_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L_1_0_2_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_1_0_2_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="L_1_0_3_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_1_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_2_0_3_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_2_0_3_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="L_2_0_3_val_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_2_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="L_1_0_3_val_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_1_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="L_1_0_2_val_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_1_0_2_val_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="L_0_0_3_val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_0_0_3_val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="L_0_0_2_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_0_0_2_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="L_0_0_1_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_0_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_8/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="1"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_9/9 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="9"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Y_1_1/10 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="13"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/14 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="13"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/14 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11/14 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_14/14 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/19 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/19 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="6"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_10/19 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_12/19 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Y_2_2/19 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_15/19 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_17/24 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="5"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/28 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="5"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_13/28 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="5"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_16/28 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Y_3_3/29 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="4"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_2/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="9"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_3/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="9"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_2_1/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="14"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_227_1/15 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="14"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_338_1/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="14"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_2_1/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="14"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_3_1/15 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="5"/>
<pin id="181" dir="0" index="1" bw="32" slack="14"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_3_1/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="19"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3_3_2/20 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="23"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_338_2/24 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="23"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_3_2/24 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="23"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_3_2/24 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bitcast_ln127_10_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_10/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln127_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_5/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bitcast_ln127_11_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_11/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bitcast_ln127_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln127_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127/15 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln127_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_1/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bitcast_ln127_14_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_14/20 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln127_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_7/20 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln127_15_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_15/20 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bitcast_ln127_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_2/24 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln127_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_1/24 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bitcast_ln127_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_3/24 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln127_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_6/24 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln127_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_3/24 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln127_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_7/24 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln127_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_4/33 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln127_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_2/33 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bitcast_ln127_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_5/33 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln127_8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_8/33 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln127_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_4/33 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bitcast_ln127_9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_9/33 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bitcast_ln127_12_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_12/33 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln127_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127_6/33 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln127_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_13/33 "/>
</bind>
</comp>

<comp id="309" class="1004" name="newret_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="384" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="18"/>
<pin id="312" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/33 "/>
</bind>
</comp>

<comp id="314" class="1004" name="newret2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="384" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="19"/>
<pin id="317" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/33 "/>
</bind>
</comp>

<comp id="319" class="1004" name="newret4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="384" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="23"/>
<pin id="322" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/33 "/>
</bind>
</comp>

<comp id="324" class="1004" name="newret6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="384" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="23"/>
<pin id="327" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/33 "/>
</bind>
</comp>

<comp id="329" class="1004" name="newret8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="384" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="9"/>
<pin id="332" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/33 "/>
</bind>
</comp>

<comp id="334" class="1004" name="newret1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="384" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="9"/>
<pin id="337" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/33 "/>
</bind>
</comp>

<comp id="339" class="1004" name="newret3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="384" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="10"/>
<pin id="342" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/33 "/>
</bind>
</comp>

<comp id="344" class="1004" name="newret5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="384" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="13"/>
<pin id="347" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/33 "/>
</bind>
</comp>

<comp id="349" class="1004" name="newret7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="384" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/33 "/>
</bind>
</comp>

<comp id="355" class="1004" name="newret9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="384" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/33 "/>
</bind>
</comp>

<comp id="361" class="1004" name="newret10_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="384" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/33 "/>
</bind>
</comp>

<comp id="367" class="1004" name="newret11_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="384" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/33 "/>
</bind>
</comp>

<comp id="373" class="1005" name="L_2_0_3_val_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="19"/>
<pin id="375" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="L_2_0_3_val_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="L_1_0_3_val_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="14"/>
<pin id="383" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="L_1_0_3_val_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="L_1_0_2_val_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="9"/>
<pin id="390" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="L_1_0_2_val_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="L_0_0_3_val_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="9"/>
<pin id="397" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="L_0_0_3_val_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="L_0_0_2_val_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="4"/>
<pin id="403" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="L_0_0_2_val_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="L_0_0_1_val_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_0_0_1_val_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="mul_1_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="mul_1_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="sum_8_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="bitcast_ln127_11_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_11 "/>
</bind>
</comp>

<comp id="437" class="1005" name="sum_9_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_9 "/>
</bind>
</comp>

<comp id="443" class="1005" name="mul_1_3_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="mul_2_2_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_2_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sum_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="458" class="1005" name="Y_1_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_1_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="bitcast_ln127_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="sum_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="mul_227_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_227_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sum_5_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="487" class="1005" name="mul_338_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_338_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="mul_1_2_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_2_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="sum_11_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="503" class="1005" name="mul_1_3_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_3_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sum_14_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_14 "/>
</bind>
</comp>

<comp id="514" class="1005" name="mul_2_3_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_3_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="bitcast_ln127_15_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_15 "/>
</bind>
</comp>

<comp id="525" class="1005" name="sum_4_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="sum_6_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="5"/>
<pin id="532" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="sum_10_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_10 "/>
</bind>
</comp>

<comp id="540" class="1005" name="sum_12_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="5"/>
<pin id="542" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_12 "/>
</bind>
</comp>

<comp id="545" class="1005" name="Y_2_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_2_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="sum_15_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_15 "/>
</bind>
</comp>

<comp id="557" class="1005" name="mul_3_3_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3_3_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="bitcast_ln127_3_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="bitcast_ln127_7_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln127_7 "/>
</bind>
</comp>

<comp id="574" class="1005" name="mul_338_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_338_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="mul_1_3_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_3_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="mul_2_3_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_3_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="sum_17_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_17 "/>
</bind>
</comp>

<comp id="594" class="1005" name="sum_7_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sum_13_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_13 "/>
</bind>
</comp>

<comp id="604" class="1005" name="sum_16_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="10" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="52" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="279" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="292" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="305" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="138" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="22" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="384"><net_src comp="28" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="391"><net_src comp="34" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="398"><net_src comp="40" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="404"><net_src comp="46" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="410"><net_src comp="52" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="416"><net_src comp="143" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="421"><net_src comp="149" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="426"><net_src comp="58" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="432"><net_src comp="208" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="440"><net_src comp="63" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="446"><net_src comp="154" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="451"><net_src comp="159" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="456"><net_src comp="68" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="461"><net_src comp="73" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="468"><net_src comp="222" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="475"><net_src comp="78" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="480"><net_src comp="163" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="485"><net_src comp="83" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="490"><net_src comp="167" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="495"><net_src comp="171" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="500"><net_src comp="88" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="506"><net_src comp="175" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="511"><net_src comp="93" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="517"><net_src comp="179" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="522"><net_src comp="237" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="528"><net_src comp="97" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="533"><net_src comp="101" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="538"><net_src comp="105" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="543"><net_src comp="109" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="548"><net_src comp="113" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="554"><net_src comp="118" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="560"><net_src comp="183" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="565"><net_src comp="251" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="571"><net_src comp="265" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="577"><net_src comp="187" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="582"><net_src comp="191" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="587"><net_src comp="195" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="592"><net_src comp="122" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="597"><net_src comp="126" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="602"><net_src comp="130" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="607"><net_src comp="134" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L_0_0_1_val | {}
	Port: L_0_0_2_val | {}
	Port: L_0_0_3_val | {}
	Port: L_1_0_2_val | {}
	Port: L_1_0_3_val | {}
	Port: L_2_0_3_val | {}
 - Input state : 
	Port: forwardSubstitution : L_0_0_1_val | {1 }
	Port: forwardSubstitution : L_0_0_2_val | {1 }
	Port: forwardSubstitution : L_0_0_3_val | {1 }
	Port: forwardSubstitution : L_1_0_2_val | {1 }
	Port: forwardSubstitution : L_1_0_3_val | {1 }
	Port: forwardSubstitution : L_2_0_3_val | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		xor_ln127_5 : 1
		bitcast_ln127_11 : 1
		mul_2_2_1 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
		xor_ln127 : 1
		bitcast_ln127_1 : 1
		mul_227_1 : 2
		mul_338_1 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
		xor_ln127_7 : 1
		bitcast_ln127_15 : 1
		mul_3_3_2 : 2
	State 21
	State 22
	State 23
	State 24
		xor_ln127_1 : 1
		bitcast_ln127_3 : 1
		mul_338_2 : 2
		xor_ln127_3 : 1
		bitcast_ln127_7 : 1
		mul_1_3_2 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		xor_ln127_2 : 1
		bitcast_ln127_5 : 1
		xor_ln127_4 : 1
		bitcast_ln127_9 : 1
		xor_ln127_6 : 1
		bitcast_ln127_13 : 1
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		newret1 : 5
		newret3 : 6
		newret5 : 7
		newret7 : 8
		newret9 : 9
		newret10 : 10
		newret11 : 11
		ret_ln127 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_58          |    2    |   205   |   390   |
|          |          grp_fu_63          |    2    |   205   |   390   |
|          |          grp_fu_68          |    2    |   205   |   390   |
|          |          grp_fu_73          |    2    |   205   |   390   |
|          |          grp_fu_78          |    2    |   205   |   390   |
|          |          grp_fu_83          |    2    |   205   |   390   |
|          |          grp_fu_88          |    2    |   205   |   390   |
|          |          grp_fu_93          |    2    |   205   |   390   |
|          |          grp_fu_97          |    2    |   205   |   390   |
|   fadd   |          grp_fu_101         |    2    |   205   |   390   |
|          |          grp_fu_105         |    2    |   205   |   390   |
|          |          grp_fu_109         |    2    |   205   |   390   |
|          |          grp_fu_113         |    2    |   205   |   390   |
|          |          grp_fu_118         |    2    |   205   |   390   |
|          |          grp_fu_122         |    2    |   205   |   390   |
|          |          grp_fu_126         |    2    |   205   |   390   |
|          |          grp_fu_130         |    2    |   205   |   390   |
|          |          grp_fu_134         |    2    |   205   |   390   |
|          |          grp_fu_138         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_143         |    3    |   143   |   321   |
|          |          grp_fu_149         |    3    |   143   |   321   |
|          |          grp_fu_154         |    3    |   143   |   321   |
|          |          grp_fu_159         |    3    |   143   |   321   |
|          |          grp_fu_163         |    3    |   143   |   321   |
|          |          grp_fu_167         |    3    |   143   |   321   |
|   fmul   |          grp_fu_171         |    3    |   143   |   321   |
|          |          grp_fu_175         |    3    |   143   |   321   |
|          |          grp_fu_179         |    3    |   143   |   321   |
|          |          grp_fu_183         |    3    |   143   |   321   |
|          |          grp_fu_187         |    3    |   143   |   321   |
|          |          grp_fu_191         |    3    |   143   |   321   |
|          |          grp_fu_195         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          |      xor_ln127_5_fu_202     |    0    |    0    |    32   |
|          |       xor_ln127_fu_216      |    0    |    0    |    32   |
|          |      xor_ln127_7_fu_231     |    0    |    0    |    32   |
|    xor   |      xor_ln127_1_fu_245     |    0    |    0    |    32   |
|          |      xor_ln127_3_fu_259     |    0    |    0    |    32   |
|          |      xor_ln127_2_fu_273     |    0    |    0    |    32   |
|          |      xor_ln127_4_fu_286     |    0    |    0    |    32   |
|          |      xor_ln127_6_fu_299     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          | L_2_0_3_val_read_read_fu_22 |    0    |    0    |    0    |
|          | L_1_0_3_val_read_read_fu_28 |    0    |    0    |    0    |
|   read   | L_1_0_2_val_read_read_fu_34 |    0    |    0    |    0    |
|          | L_0_0_3_val_read_read_fu_40 |    0    |    0    |    0    |
|          | L_0_0_2_val_read_read_fu_46 |    0    |    0    |    0    |
|          | L_0_0_1_val_read_read_fu_52 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        newret_fu_309        |    0    |    0    |    0    |
|          |        newret2_fu_314       |    0    |    0    |    0    |
|          |        newret4_fu_319       |    0    |    0    |    0    |
|          |        newret6_fu_324       |    0    |    0    |    0    |
|          |        newret8_fu_329       |    0    |    0    |    0    |
|insertvalue|        newret1_fu_334       |    0    |    0    |    0    |
|          |        newret3_fu_339       |    0    |    0    |    0    |
|          |        newret5_fu_344       |    0    |    0    |    0    |
|          |        newret7_fu_349       |    0    |    0    |    0    |
|          |        newret9_fu_355       |    0    |    0    |    0    |
|          |       newret10_fu_361       |    0    |    0    |    0    |
|          |       newret11_fu_367       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    77   |   5754  |  11839  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|L_0_0_1_val_read_reg_407|   32   |
|L_0_0_2_val_read_reg_401|   32   |
|L_0_0_3_val_read_reg_395|   32   |
|L_1_0_2_val_read_reg_388|   32   |
|L_1_0_3_val_read_reg_381|   32   |
|L_2_0_3_val_read_reg_373|   32   |
|      Y_1_1_reg_458     |   32   |
|      Y_2_2_reg_545     |   32   |
|bitcast_ln127_11_reg_429|   32   |
|bitcast_ln127_15_reg_519|   32   |
| bitcast_ln127_1_reg_465|   32   |
| bitcast_ln127_3_reg_562|   32   |
| bitcast_ln127_7_reg_568|   32   |
|     mul_1_1_reg_413    |   32   |
|    mul_1_2_1_reg_492   |   32   |
|     mul_1_2_reg_418    |   32   |
|    mul_1_3_1_reg_503   |   32   |
|    mul_1_3_2_reg_579   |   32   |
|     mul_1_3_reg_443    |   32   |
|    mul_227_1_reg_477   |   32   |
|    mul_2_2_1_reg_448   |   32   |
|    mul_2_3_1_reg_514   |   32   |
|    mul_2_3_2_reg_584   |   32   |
|    mul_338_1_reg_487   |   32   |
|    mul_338_2_reg_574   |   32   |
|    mul_3_3_2_reg_557   |   32   |
|     sum_10_reg_535     |   32   |
|     sum_11_reg_497     |   32   |
|     sum_12_reg_540     |   32   |
|     sum_13_reg_599     |   32   |
|     sum_14_reg_508     |   32   |
|     sum_15_reg_551     |   32   |
|     sum_16_reg_604     |   32   |
|     sum_17_reg_589     |   32   |
|      sum_3_reg_472     |   32   |
|      sum_4_reg_525     |   32   |
|      sum_5_reg_482     |   32   |
|      sum_6_reg_530     |   32   |
|      sum_7_reg_594     |   32   |
|      sum_8_reg_423     |   32   |
|      sum_9_reg_437     |   32   |
|       sum_reg_453      |   32   |
+------------------------+--------+
|          Total         |  1344  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_143 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_159 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_163 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_167 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_183 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_187 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_191 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   448  ||  11.116 ||    63   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   77   |    -   |  5754  |  11839 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |  1344  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   77   |   11   |  7098  |  11902 |
+-----------+--------+--------+--------+--------+
