0.6
2017.4
Dec 15 2017
21:07:18
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/PicoRV32_TB/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,,,,,,
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/PicoRV32_TB/imports/picorv32-master/testbench_ez.v,1511024096,verilog,,,,testbench,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/02c8/hdl/verilog;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/1313/hdl;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/ec67/hdl;D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v,1511024096,verilog,,D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/PicoRV32_TB/imports/picorv32-master/testbench_ez.v,,picorv32;picorv32_axi;picorv32_axi_adapter;picorv32_pcpi_div;picorv32_pcpi_fast_mul;picorv32_pcpi_mul;picorv32_regs;picorv32_wb,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/02c8/hdl/verilog;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/1313/hdl;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/ec67/hdl;D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
