<dec f='llvm/llvm/lib/Target/X86/X86RegisterInfo.h' l='108' type='const uint32_t * llvm::X86RegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3991' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4340' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4342' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29532' u='c' c='_ZNK4llvm17X86TargetLowering20EmitLoweredSegAllocaERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29685' u='c' c='_ZNK4llvm17X86TargetLowering18EmitLoweredTLSCallERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<def f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='404' ll='500' type='const uint32_t * llvm::X86RegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID CC) const'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='541' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
