$date
	Sat Sep  7 19:18:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFlipFlop_wb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5
0!
1#
#10
0#
1"
#15
1!
1#
#20
0#
0"
#25
0!
1#
#30
0#
1"
#35
1!
1#
#40
0#
0"
#45
0!
1#
#50
0#
1"
#55
1!
1#
#60
0#
0"
#65
0!
1#
#70
0#
1"
#75
1!
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
