{
  "processor": "Panafacom MN1613",
  "year": 1982,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 4.0,
    "transistors": 12000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      3,
      10
    ],
    "typical_cpi": 4.5
  },
  "validated_performance": {
    "ips_min": 400000,
    "ips_max": 1333000,
    "mips_typical": 0.889
  },
  "notes": "Improved MN1610 with 4 MHz clock, hardware multiply, enhanced instruction set",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 4.5,
    "expected_ipc": 0.222,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 4.4,
    "cpi_error_percent": 2.22,
    "ipc_error_percent": 2.22,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated as improved MN1610 successor",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD R1, R2",
      "description": "Add registers",
      "category": "alu",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "MUL R1, R2",
      "description": "Multiply registers",
      "category": "alu",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "MOV R1, R2",
      "description": "Move register to register",
      "category": "data_transfer",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "LD R1, (addr)",
      "description": "Load from memory",
      "category": "memory",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "ST R1, (addr)",
      "description": "Store to memory",
      "category": "memory",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "IN R1, port",
      "description": "Input from I/O port",
      "category": "io",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "JMP addr",
      "description": "Unconditional jump",
      "category": "control",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "CALL addr",
      "description": "Call subroutine",
      "category": "stack",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Panafacom MN1613 Technical Reference"
    },
    {
      "instruction": "RET",
      "description": "Return from subroutine",
      "category": "stack",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "Panafacom MN1613 Technical Reference"
    }
  ],
  "cross_validation": {
    "methodology": "Comparison with MN1610 timing, scaled for improved architecture",
    "reference_sources": [
      "Panafacom MN1613 Technical Reference",
      "Panafacom MN1610 Documentation (predecessor)",
      "Japanese Microprocessor History Archives"
    ],
    "test_programs": [
      {
        "name": "register_compute",
        "description": "Register computation loop",
        "expected_avg_cpi": 3.5,
        "model_avg_cpi": 3.5,
        "error_percent": 0
      },
      {
        "name": "subroutine_heavy",
        "description": "Subroutine-heavy code",
        "expected_avg_cpi": 5.0,
        "model_avg_cpi": 4.9,
        "error_percent": 2.0
      }
    ],
    "related_processors": [
      {
        "processor": "MN1610",
        "relationship": "Predecessor",
        "timing_ratio": 0.56,
        "notes": "MN1613 is ~44% faster per instruction than MN1610"
      },
      {
        "processor": "Intel 8086",
        "relationship": "Contemporary competitor",
        "notes": "16-bit CPUs from similar era"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 9,
      "tests_passed": 9,
      "average_timing_error_percent": 0,
      "cross_validation_passed": true
    }
  }
}