Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 18 16:16:28 2022
| Host         : yuumi running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_wrapper_timing_summary_routed.rpt -pb fpga_top_wrapper_timing_summary_routed.pb -rpx fpga_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.377        0.000                      0                  375        0.160        0.000                      0                  375       14.019        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 15.000}     29.999          33.334          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.377        0.000                      0                  265        0.160        0.000                      0                  265       14.019        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              24.707        0.000                      0                  110        0.635        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.377ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.837ns (30.408%)  route 4.204ns (69.592%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.863     3.157    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     3.675 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/Q
                         net (fo=101, routed)         1.821     5.496    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[5]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_27/O
                         net (fo=1, routed)           0.000     5.620    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_27_n_0
    SLICE_X111Y64        MUXF7 (Prop_muxf7_I1_O)      0.217     5.837 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_13/O
                         net (fo=1, routed)           0.000     5.837    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_13_n_0
    SLICE_X111Y64        MUXF8 (Prop_muxf8_I1_O)      0.094     5.931 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_6/O
                         net (fo=1, routed)           0.647     6.578    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_6_n_0
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.316     6.894 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_3/O
                         net (fo=2, routed)           0.496     7.390    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_0
    SLICE_X110Y65        LUT2 (Prop_lut2_I0_O)        0.118     7.508 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.162     7.670    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I1_O)        0.326     7.996 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.456     8.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X110Y65        LUT2 (Prop_lut2_I0_O)        0.124     8.576 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.622     9.198    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.229    18.085    
                         clock uncertainty           -0.451    17.633    
    SLICE_X109Y65        FDRE (Setup_fdre_C_D)       -0.058    17.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  8.377    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.242ns (22.564%)  route 4.262ns (77.436%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.863     3.157    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     3.675 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/Q
                         net (fo=50, routed)          2.739     6.414    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[6]
    SLICE_X108Y65        LUT6 (Prop_lut6_I4_O)        0.124     6.538 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_2/O
                         net (fo=2, routed)           0.505     7.043    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_0
    SLICE_X109Y65        LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.436     7.629    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.326     7.955 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.582     8.537    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.124     8.661 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.661    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229    18.085    
                         clock uncertainty           -0.451    17.633    
    SLICE_X109Y65        FDRE (Setup_fdre_C_D)        0.034    17.667    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         17.667    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.832ns (34.038%)  route 3.550ns (65.962%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.863     3.157    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     3.675 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[5]/Q
                         net (fo=101, routed)         1.821     5.496    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[5]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_27/O
                         net (fo=1, routed)           0.000     5.620    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_27_n_0
    SLICE_X111Y64        MUXF7 (Prop_muxf7_I1_O)      0.217     5.837 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_13/O
                         net (fo=1, routed)           0.000     5.837    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_13_n_0
    SLICE_X111Y64        MUXF8 (Prop_muxf8_I1_O)      0.094     5.931 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_6/O
                         net (fo=1, routed)           0.647     6.578    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_6_n_0
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.316     6.894 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_3/O
                         net (fo=2, routed)           0.496     7.390    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_0
    SLICE_X110Y65        LUT2 (Prop_lut2_I0_O)        0.118     7.508 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.162     7.670    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I1_O)        0.326     7.996 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.424     8.420    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.119     8.539 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.539    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.229    18.085    
                         clock uncertainty           -0.451    17.633    
    SLICE_X109Y65        FDRE (Setup_fdre_C_D)        0.078    17.711    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         17.711    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.242ns (23.283%)  route 4.092ns (76.717%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.863     3.157    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     3.675 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[6]/Q
                         net (fo=50, routed)          2.739     6.414    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/Q[6]
    SLICE_X108Y65        LUT6 (Prop_lut6_I4_O)        0.124     6.538 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_2/O
                         net (fo=2, routed)           0.505     7.043    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_0
    SLICE_X109Y65        LUT2 (Prop_lut2_I0_O)        0.150     7.193 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.436     7.629    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.326     7.955 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.412     8.367    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X109Y65        LUT2 (Prop_lut2_I0_O)        0.124     8.491 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.491    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.229    18.085    
                         clock uncertainty           -0.451    17.633    
    SLICE_X109Y65        FDRE (Setup_fdre_C_D)        0.032    17.665    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         17.665    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.544ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.014ns (20.562%)  route 3.917ns (79.438%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 17.854 - 15.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     3.597 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/Q
                         net (fo=3, routed)           0.972     4.569    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[3]
    SLICE_X101Y56        LUT4 (Prop_lut4_I2_O)        0.124     4.693 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4/O
                         net (fo=1, routed)           0.552     5.246    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4_n_0
    SLICE_X99Y54         LUT5 (Prop_lut5_I4_O)        0.124     5.370 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3/O
                         net (fo=1, routed)           0.433     5.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3_n_0
    SLICE_X99Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.927 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_2/O
                         net (fo=1, routed)           1.328     7.255    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_2_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.631     8.010    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.676    17.854    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.229    18.083    
                         clock uncertainty           -0.451    17.632    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)       -0.078    17.554    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  9.544    

Slack (MET) :             9.553ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.014ns (20.542%)  route 3.922ns (79.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 17.854 - 15.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.518     3.597 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/Q
                         net (fo=3, routed)           0.972     4.569    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[3]
    SLICE_X101Y56        LUT4 (Prop_lut4_I2_O)        0.124     4.693 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4/O
                         net (fo=1, routed)           0.552     5.246    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_4_n_0
    SLICE_X99Y54         LUT5 (Prop_lut5_I4_O)        0.124     5.370 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3/O
                         net (fo=1, routed)           0.433     5.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_3_n_0
    SLICE_X99Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.927 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_2/O
                         net (fo=1, routed)           1.328     7.255    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_2_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.636     8.015    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.676    17.854    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    18.083    
                         clock uncertainty           -0.451    17.632    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)       -0.064    17.568    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  9.553    

Slack (MET) :             13.016ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 fall@15.000ns)
  Data Path Delay:        0.984ns  (logic 0.459ns (46.646%)  route 0.525ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 32.854 - 29.999 ) 
    Source Clock Delay      (SCD):    3.148ns = ( 18.147 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    16.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.854    18.148    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.459    18.607 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/Q
                         net (fo=1, routed)           0.525    19.131    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/O_FPGA_OUT
    SLICE_X112Y68        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.676    32.854    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/I_FPGA_CLK
    SLICE_X112Y68        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
                         clock pessimism              0.269    33.123    
                         clock uncertainty           -0.451    32.672    
    SLICE_X112Y68        FDSE (Setup_fdse_C_S)       -0.524    32.148    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 13.016    

Slack (MET) :             17.865ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.839ns (16.057%)  route 9.614ns (83.943%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.456     3.535 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/Q
                         net (fo=107, routed)         3.569     7.104    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[5]
    SLICE_X107Y54        LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21/O
                         net (fo=3, routed)           1.160     8.388    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15/O
                         net (fo=2, routed)           0.647     9.159    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I2_O)        0.124     9.283 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/RPT_RES[0]_i_18/O
                         net (fo=4, routed)           0.831    10.114    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_25
    SLICE_X110Y55        LUT5 (Prop_lut5_I0_O)        0.124    10.238 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6/O
                         net (fo=1, routed)           0.411    10.649    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6_n_0
    SLICE_X109Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.773 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.174 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.174    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=1, routed)           0.753    12.041    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.124    12.165 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3/O
                         net (fo=26, routed)          0.701    12.866    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3_n_0
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_1/O
                         net (fo=30, routed)          1.542    14.532    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_1
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/C
                         clock pessimism              0.267    33.053    
                         clock uncertainty           -0.451    32.602    
    SLICE_X101Y53        FDCE (Setup_fdce_C_CE)      -0.205    32.397    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         32.397    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                 17.865    

Slack (MET) :             17.865ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.839ns (16.057%)  route 9.614ns (83.943%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.456     3.535 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/Q
                         net (fo=107, routed)         3.569     7.104    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[5]
    SLICE_X107Y54        LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21/O
                         net (fo=3, routed)           1.160     8.388    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15/O
                         net (fo=2, routed)           0.647     9.159    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I2_O)        0.124     9.283 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/RPT_RES[0]_i_18/O
                         net (fo=4, routed)           0.831    10.114    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_25
    SLICE_X110Y55        LUT5 (Prop_lut5_I0_O)        0.124    10.238 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6/O
                         net (fo=1, routed)           0.411    10.649    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6_n_0
    SLICE_X109Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.773 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.174 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.174    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=1, routed)           0.753    12.041    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.124    12.165 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3/O
                         net (fo=26, routed)          0.701    12.866    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3_n_0
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_1/O
                         net (fo=30, routed)          1.542    14.532    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_1
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                         clock pessimism              0.267    33.053    
                         clock uncertainty           -0.451    32.602    
    SLICE_X101Y53        FDCE (Setup_fdce_C_CE)      -0.205    32.397    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         32.397    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                 17.865    

Slack (MET) :             17.865ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 1.839ns (16.057%)  route 9.614ns (83.943%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.456     3.535 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/Q
                         net (fo=107, routed)         3.569     7.104    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[5]
    SLICE_X107Y54        LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21/O
                         net (fo=3, routed)           1.160     8.388    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_21_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15/O
                         net (fo=2, routed)           0.647     9.159    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/ADDR1_carry_i_15_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I2_O)        0.124     9.283 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/RPT_RES[0]_i_18/O
                         net (fo=4, routed)           0.831    10.114    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_25
    SLICE_X110Y55        LUT5 (Prop_lut5_I0_O)        0.124    10.238 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6/O
                         net (fo=1, routed)           0.411    10.649    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_6_n_0
    SLICE_X109Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.773 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_i_1_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.174 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.174    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1_carry__0/CO[3]
                         net (fo=1, routed)           0.753    12.041    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR1
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.124    12.165 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3/O
                         net (fo=26, routed)          0.701    12.866    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_3_n_0
    SLICE_X109Y57        LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_rep[9]_i_1/O
                         net (fo=30, routed)          1.542    14.532    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_1
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]/C
                         clock pessimism              0.267    33.053    
                         clock uncertainty           -0.451    32.602    
    SLICE_X101Y53        FDCE (Setup_fdce_C_CE)      -0.205    32.397    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         32.397    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                 17.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.600     0.936    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.164     1.100 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.155    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.869     1.235    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.936    
    SLICE_X104Y69        FDRE (Hold_fdre_C_D)         0.060     0.996    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.341%)  route 0.144ns (43.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X103Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_fdre_C_Q)         0.141     1.081 f  fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.144     1.225    fpga_top_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X104Y65        LUT2 (Prop_lut2_I1_O)        0.045     1.270 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.270    fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X104Y65        FDSE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.873     1.239    fpga_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y65        FDSE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.264     0.975    
    SLICE_X104Y65        FDSE (Hold_fdse_C_D)         0.120     1.095    fpga_top_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X102Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y65        FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.105     1.209    fpga_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X103Y65        LUT4 (Prop_lut4_I2_O)        0.048     1.257 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.257    fpga_top_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X103Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.872     1.238    fpga_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X103Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.285     0.953    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.107     1.060    fpga_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.635     0.971    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y59        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDPE (Prop_fdpe_C_Q)         0.141     1.112 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/Q
                         net (fo=3, routed)           0.120     1.232    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.277 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     1.277    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[0]_i_1_n_0
    SLICE_X110Y59        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.907     1.273    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X110Y59        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[0]/C
                         clock pessimism             -0.289     0.984    
    SLICE_X110Y59        FDPE (Hold_fdpe_C_D)         0.091     1.075    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.603     0.939    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X105Y66        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.141     1.080 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.114     1.194    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X105Y66        LUT5 (Prop_lut5_I0_O)        0.045     1.239 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.239    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X105Y66        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.872     1.238    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X105Y66        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.299     0.939    
    SLICE_X105Y66        FDRE (Hold_fdre_C_D)         0.091     1.030    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X102Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y65        FDRE (Prop_fdre_C_Q)         0.164     1.104 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.105     1.209    fpga_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.045     1.254 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.254    fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X103Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.872     1.238    fpga_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X103Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.285     0.953    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.091     1.044    fpga_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.278%)  route 0.111ns (30.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.634     0.970    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[7]/Q
                         net (fo=2, routed)           0.111     1.222    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[7]
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.332 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.332    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[8]_i_1_n_5
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[7]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.134     1.120    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.278%)  route 0.111ns (30.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.635     0.971    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y59        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/Q
                         net (fo=2, routed)           0.111     1.223    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]
    SLICE_X112Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.333 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.333    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[4]_i_1_n_5
    SLICE_X112Y59        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.907     1.273    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X112Y59        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]/C
                         clock pessimism             -0.286     0.987    
    SLICE_X112Y59        FDCE (Hold_fdce_C_D)         0.134     1.121    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.629%)  route 0.170ns (47.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.604     0.940    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X103Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.170     1.251    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X102Y65        LUT5 (Prop_lut5_I2_O)        0.048     1.299 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.299    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X102Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.872     1.238    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X102Y65        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.284     0.954    
    SLICE_X102Y65        FDRE (Hold_fdre_C_D)         0.131     1.085    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.274ns (81.474%)  route 0.062ns (18.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDCE (Prop_fdce_C_Q)         0.164     1.108 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[2]/Q
                         net (fo=3, routed)           0.062     1.170    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[2]
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.280 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.280    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[4]_i_1_n_6
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.878     1.244    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                         clock pessimism             -0.287     0.957    
    SLICE_X101Y53        FDCE (Hold_fdce_C_D)         0.105     1.062    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         29.999
Sources:            { fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         29.999      27.844     BUFGCTRL_X0Y16  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C      n/a            1.000         29.999      28.999     SLICE_X111Y59   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y63   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         29.999      28.999     SLICE_X111Y63   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         15.000      14.020     SLICE_X104Y66   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         14.999      14.019     SLICE_X104Y66   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         14.999      14.499     SLICE_X111Y59   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         15.000      14.500     SLICE_X111Y59   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         14.999      14.499     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         14.999      14.499     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         15.000      14.020     SLICE_X104Y66   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         15.000      14.020     SLICE_X104Y66   fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         15.000      14.500     SLICE_X111Y59   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         15.000      14.500     SLICE_X111Y59   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y61   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         15.000      14.500     SLICE_X111Y62   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       24.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.707ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.642ns (14.931%)  route 3.658ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.125     7.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X101Y55        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X101Y55        FDCE (Recov_fdce_C_CLR)     -0.405    32.159    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         32.159    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 24.707    

Slack (MET) :             24.793ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.642ns (14.931%)  route 3.658ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.125     7.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y55        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.319    32.245    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         32.245    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 24.793    

Slack (MET) :             24.793ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.642ns (14.931%)  route 3.658ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.125     7.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y55        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.319    32.245    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         32.245    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 24.793    

Slack (MET) :             24.793ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.642ns (14.931%)  route 3.658ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.125     7.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y55        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.319    32.245    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         32.245    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 24.793    

Slack (MET) :             24.793ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.642ns (14.931%)  route 3.658ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.125     7.452    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y55        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[9]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.319    32.245    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[9]
  -------------------------------------------------------------------
                         required time                         32.245    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 24.793    

Slack (MET) :             24.808ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.642ns (14.988%)  route 3.641ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 32.785 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.108     7.435    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y57        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.607    32.785    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]/C
                         clock pessimism              0.229    33.014    
                         clock uncertainty           -0.451    32.563    
    SLICE_X100Y57        FDCE (Recov_fdce_C_CLR)     -0.319    32.244    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]
  -------------------------------------------------------------------
                         required time                         32.244    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 24.808    

Slack (MET) :             24.808ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.642ns (14.988%)  route 3.641ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 32.785 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.108     7.435    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y57        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.607    32.785    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]/C
                         clock pessimism              0.229    33.014    
                         clock uncertainty           -0.451    32.563    
    SLICE_X100Y57        FDCE (Recov_fdce_C_CLR)     -0.319    32.244    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[17]
  -------------------------------------------------------------------
                         required time                         32.244    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 24.808    

Slack (MET) :             24.808ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.642ns (14.988%)  route 3.641ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 32.785 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.108     7.435    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y57        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.607    32.785    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]/C
                         clock pessimism              0.229    33.014    
                         clock uncertainty           -0.451    32.563    
    SLICE_X100Y57        FDCE (Recov_fdce_C_CLR)     -0.319    32.244    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[18]
  -------------------------------------------------------------------
                         required time                         32.244    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 24.808    

Slack (MET) :             24.808ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.642ns (14.988%)  route 3.641ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 32.785 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         3.108     7.435    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X100Y57        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.607    32.785    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                         clock pessimism              0.229    33.014    
                         clock uncertainty           -0.451    32.563    
    SLICE_X100Y57        FDCE (Recov_fdce_C_CLR)     -0.319    32.244    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]
  -------------------------------------------------------------------
                         required time                         32.244    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 24.808    

Slack (MET) :             24.860ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (clk_fpga_0 rise@29.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.642ns (15.482%)  route 3.505ns (84.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 32.786 - 29.999 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.858     3.152    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518     3.670 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.533     4.203    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.327 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         2.972     7.299    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X101Y53        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     29.999    29.999 r  
    PS7_X0Y0             PS7                          0.000    29.999 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.087    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.178 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.608    32.786    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]/C
                         clock pessimism              0.229    33.015    
                         clock uncertainty           -0.451    32.564    
    SLICE_X101Y53        FDCE (Recov_fdce_C_CLR)     -0.405    32.159    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         32.159    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                 24.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.947%)  route 0.372ns (64.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.197     1.548    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y63        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.903     1.269    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y63        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/C
                         clock pessimism             -0.264     1.005    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     0.913    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.947%)  route 0.372ns (64.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.197     1.548    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y63        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.903     1.269    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y63        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/C
                         clock pessimism             -0.264     1.005    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     0.913    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.947%)  route 0.372ns (64.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.197     1.548    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y63        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.903     1.269    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y63        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[18]/C
                         clock pessimism             -0.264     1.005    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     0.913    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.947%)  route 0.372ns (64.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.197     1.548    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y63        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.903     1.269    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y63        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[19]/C
                         clock pessimism             -0.264     1.005    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     0.913    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.520%)  route 0.499ns (70.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.324     1.675    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y61        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y61        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y61        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.520%)  route 0.499ns (70.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.324     1.675    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y61        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y61        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y61        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.520%)  route 0.499ns (70.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.324     1.675    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y61        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y61        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y61        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.520%)  route 0.499ns (70.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.324     1.675    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y61        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y61        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[9]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y61        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.412%)  route 0.582ns (73.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.407     1.758    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y60        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.412%)  route 0.582ns (73.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.631     0.967    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y64        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.175     1.306    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X108Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3/O
                         net (fo=110, routed)         0.407     1.758    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_rep[9]_i_3_n_0
    SLICE_X111Y60        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.906     1.272    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y60        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[5]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.842    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.124ns (3.403%)  route 3.520ns (96.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.520     3.520    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X104Y69        LUT1 (Prop_lut1_I0_O)        0.124     3.644 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.644    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.598     2.777    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.045ns (2.783%)  route 1.572ns (97.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.572     1.572    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X104Y69        LUT1 (Prop_lut1_I0_O)        0.045     1.617 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.617    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.869     1.235    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X104Y69        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 3.637ns (57.203%)  route 2.721ns (42.797%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.721     3.745    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         2.613     6.358 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.358    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 3.594ns (62.702%)  route 2.138ns (37.298%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.138     3.090    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.643     5.733 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.733    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 3.572ns (62.470%)  route 2.146ns (37.530%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.146     3.111    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.607     5.718 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.718    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.616ns  (logic 3.605ns (64.202%)  route 2.010ns (35.798%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.010     3.005    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.610     5.616 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.616    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.351ns (76.703%)  route 0.410ns (23.297%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.410     0.634    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.127     1.761 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.761    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.318ns (74.003%)  route 0.463ns (25.997%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.463     0.657    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.124     1.781 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.340ns (75.235%)  route 0.441ns (24.765%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.441     0.622    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.159     1.781 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.382ns (65.908%)  route 0.715ns (34.092%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.715     0.967    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         1.130     2.097 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.097    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_OUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 3.043ns (61.701%)  route 1.889ns (38.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    16.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.854    18.148    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X110Y68        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.459    18.607 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/Q
                         net (fo=1, routed)           1.889    20.496    lopt
    M19                  OBUF (Prop_obuf_I_O)         2.584    23.080 r  O_FPGA_OUT_0_OBUF_inst/O
                         net (fo=0)                   0.000    23.080    O_FPGA_OUT_0
    M19                                                               r  O_FPGA_OUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 2.690ns (38.211%)  route 4.350ns (61.789%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    16.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         3.157    19.450    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         2.589    22.039 f  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000    22.039    O_FPGA_CLK_0
    L21                                                               f  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.586ns  (logic 3.825ns (30.393%)  route 8.761ns (69.607%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/Q
                         net (fo=107, routed)         3.660     7.195    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[5]
    SLICE_X104Y54        LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.319    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21_n_0
    SLICE_X104Y54        MUXF7 (Prop_muxf7_I1_O)      0.214     7.533 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.533    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_9_n_0
    SLICE_X104Y54        MUXF8 (Prop_muxf8_I1_O)      0.088     7.621 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.806     8.427    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_6
    SLICE_X104Y53        LUT5 (Prop_lut5_I3_O)        0.319     8.746 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0/O
                         net (fo=2, routed)           4.294    13.041    O_FPGA_PAT_0_OBUF[3]
    B19                  OBUF (Prop_obuf_I_O)         2.624    15.665 r  O_FPGA_PAT_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.665    O_FPGA_PAT_0[3]
    B19                                                               r  O_FPGA_PAT_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.499ns  (logic 3.859ns (33.557%)  route 7.640ns (66.443%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[5]/Q
                         net (fo=107, routed)         3.660     7.195    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[5]
    SLICE_X104Y54        LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.319    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_21_n_0
    SLICE_X104Y54        MUXF7 (Prop_muxf7_I1_O)      0.214     7.533 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.533    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_9_n_0
    SLICE_X104Y54        MUXF8 (Prop_muxf8_I1_O)      0.088     7.621 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.806     8.427    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_6
    SLICE_X104Y53        LUT5 (Prop_lut5_I3_O)        0.319     8.746 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0/O
                         net (fo=2, routed)           3.174    11.920    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/I
    L17                  OBUFT (Prop_obuft_I_O)       2.658    14.578 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.578    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.333ns  (logic 3.784ns (33.388%)  route 7.549ns (66.612%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/Q
                         net (fo=105, routed)         2.342     5.877    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[2]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.001 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.655     6.656    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X104Y50        LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.938     7.718    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4_n_0
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.152     7.870 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.717     8.587    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_4
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.326     8.913 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           2.897    11.810    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         2.602    14.412 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.412    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 3.594ns (31.803%)  route 7.706ns (68.197%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/Q
                         net (fo=105, routed)         2.342     5.877    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[2]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.001 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.655     6.656    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X104Y50        LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.938     7.718    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4_n_0
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.124     7.842 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     8.529    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_22
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           3.084    11.737    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.642    14.379 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.379    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.147ns  (logic 3.639ns (32.644%)  route 7.508ns (67.356%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/Q
                         net (fo=105, routed)         2.342     5.877    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[2]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.001 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.655     6.656    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X104Y50        LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.938     7.718    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4_n_0
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.124     7.842 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     8.529    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_22
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           2.886    11.539    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       2.687    14.226 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.226    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.652ns  (logic 3.810ns (35.765%)  route 6.842ns (64.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.785     3.079    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y53        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.456     3.535 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[2]/Q
                         net (fo=105, routed)         2.342     5.877    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/Q[2]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.124     6.001 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.655     6.656    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X104Y50        LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.938     7.718    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_4_n_0
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.152     7.870 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.717     8.587    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_4
    SLICE_X105Y56        LUT6 (Prop_lut6_I0_O)        0.326     8.913 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           2.190    11.103    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/I
    P20                  OBUFT (Prop_obuft_I_O)       2.628    13.731 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.731    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 4.194ns (41.228%)  route 5.979ns (58.772%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.784     3.078    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518     3.596 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/Q
                         net (fo=2, routed)           0.677     4.273    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[19]
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.124     4.397 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.405     4.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_22_n_0
    SLICE_X101Y56        LUT5 (Prop_lut5_I4_O)        0.124     4.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_10/O
                         net (fo=2, routed)           0.445     5.371    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER_n_2
    SLICE_X101Y56        LUT3 (Prop_lut3_I2_O)        0.150     5.521 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0_i_3/O
                         net (fo=21, routed)          1.272     6.794    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0_i_3_n_0
    SLICE_X106Y56        LUT6 (Prop_lut6_I0_O)        0.326     7.120 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.603     7.723    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X111Y56        LUT2 (Prop_lut2_I1_O)        0.150     7.873 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           2.576    10.449    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         2.802    13.252 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.252    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.209ns (45.297%)  route 5.083ns (54.703%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.784     3.078    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y57        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518     3.596 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/Q
                         net (fo=2, routed)           0.677     4.273    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[19]
    SLICE_X101Y57        LUT4 (Prop_lut4_I1_O)        0.124     4.397 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.405     4.803    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_22_n_0
    SLICE_X101Y56        LUT5 (Prop_lut5_I4_O)        0.124     4.927 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PAT[3]_INST_0_i_10/O
                         net (fo=2, routed)           0.445     5.371    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER_n_2
    SLICE_X101Y56        LUT3 (Prop_lut3_I2_O)        0.150     5.521 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0_i_3/O
                         net (fo=21, routed)          1.272     6.794    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0_i_3_n_0
    SLICE_X106Y56        LUT6 (Prop_lut6_I0_O)        0.326     7.120 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.603     7.723    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X111Y56        LUT2 (Prop_lut2_I1_O)        0.150     7.873 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           1.679     9.553    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       2.817    12.369 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.369    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.132ns (50.894%)  route 1.092ns (49.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.782     1.118    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         1.106     2.225 r  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.225    O_FPGA_CLK_0
    L21                                                               r  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_DO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.327ns (77.176%)  route 0.392ns (22.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.629     0.965    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/I_FPGA_CLK
    SLICE_X112Y68        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDSE (Prop_fdse_C_Q)         0.164     1.129 r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/Q
                         net (fo=1, routed)           0.392     1.521    O_FPGA_DO_0_OBUF
    R20                  OBUF (Prop_obuf_I_O)         1.163     2.684 r  O_FPGA_DO_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.684    O_FPGA_DO_0
    R20                                                               r  O_FPGA_DO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_RSTN_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.362ns (77.677%)  route 0.391ns (22.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.633     0.969    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y60        FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           0.391     1.524    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.198     2.722 r  O_FPGA_RSTN_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.722    O_FPGA_RSTN_0
    T16                                                               r  O_FPGA_RSTN_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.377ns (72.826%)  route 0.514ns (27.174%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.636     0.972    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y56        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.168     1.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X111Y56        LUT2 (Prop_lut2_I0_O)        0.042     1.323 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.345     1.668    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       1.194     2.862 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.862    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.001ns (44.706%)  route 1.238ns (55.294%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.085 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/Q
                         net (fo=29, routed)          0.329     1.414    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[9]
    SLICE_X104Y56        LUT6 (Prop_lut6_I1_O)        0.045     1.459 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_2_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.909     2.368    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/T
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.815     3.183 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.183    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.363ns (60.025%)  route 0.907ns (39.975%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.636     0.972    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X111Y56        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.168     1.281    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X111Y56        LUT2 (Prop_lut2_I0_O)        0.042     1.323 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.739     2.062    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.180     3.242 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.242    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.010ns (39.887%)  route 1.522ns (60.113%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y54        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDCE (Prop_fdce_C_Q)         0.141     1.085 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[8]/Q
                         net (fo=25, routed)          0.385     1.469    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[8]
    SLICE_X104Y53        LUT6 (Prop_lut6_I2_O)        0.045     1.514 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.138     2.652    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/T
    L17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.476 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.476    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.305ns (50.938%)  route 1.257ns (49.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.085 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/Q
                         net (fo=29, routed)          0.324     1.409    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[9]
    SLICE_X105Y56        LUT6 (Prop_lut6_I3_O)        0.045     1.454 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           0.933     2.386    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.505 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.505    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.389ns (53.854%)  route 1.190ns (46.146%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.085 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/Q
                         net (fo=29, routed)          0.322     1.407    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[9]
    SLICE_X105Y56        LUT6 (Prop_lut6_I3_O)        0.045     1.452 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.868     2.320    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       1.203     3.523 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.523    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.344ns (51.373%)  route 1.273ns (48.627%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.900ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.608     0.944    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y55        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.085 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg_rep[9]/Q
                         net (fo=29, routed)          0.322     1.407    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR[9]
    SLICE_X105Y56        LUT6 (Prop_lut6_I3_O)        0.045     1.452 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.950     2.402    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.158     3.561 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.561    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.950ns  (logic 1.595ns (32.221%)  route 3.355ns (67.779%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.115     3.110    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X110Y65        LUT2 (Prop_lut2_I1_O)        0.150     3.260 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.162     3.422    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I1_O)        0.326     3.748 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.456     4.204    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X110Y65        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.622     4.950    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.590ns (37.052%)  route 2.701ns (62.949%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.115     3.110    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X110Y65        LUT2 (Prop_lut2_I1_O)        0.150     3.260 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.162     3.422    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I1_O)        0.326     3.748 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.424     4.173    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.119     4.292 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     4.292    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 1.565ns (40.154%)  route 2.332ns (59.846%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.314     2.279    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X109Y65        LUT2 (Prop_lut2_I1_O)        0.150     2.429 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.436     2.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.326     3.191 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.582     3.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.124     3.897 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.897    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 1.565ns (41.986%)  route 2.162ns (58.014%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 17.855 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.314     2.279    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X109Y65        LUT2 (Prop_lut2_I1_O)        0.150     2.429 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.436     2.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.326     3.191 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.412     3.603    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X109Y65        LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.727    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         1.677    17.855    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.239ns (32.541%)  route 0.495ns (67.459%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.265 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.495     0.688    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X109Y65        LUT2 (Prop_lut2_I1_O)        0.045     0.733 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.733    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    15.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    15.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.899    16.264    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.392ns (31.924%)  route 0.835ns (68.076%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.265 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.495     0.688    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X109Y65        LUT2 (Prop_lut2_I1_O)        0.046     0.734 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6/O
                         net (fo=1, routed)           0.140     0.875    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_6_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.107     0.982 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_3/O
                         net (fo=2, routed)           0.200     1.182    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[5]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.045     1.227 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.227    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    15.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    15.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.899    16.264    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.269ns (19.660%)  route 1.098ns (80.340%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.265 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.870     1.094    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X110Y65        LUT2 (Prop_lut2_I1_O)        0.045     1.139 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.227     1.366    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    15.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    15.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.899    16.264    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@15.000ns period=29.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.422ns (27.995%)  route 1.084ns (72.005%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.265 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.870     1.094    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X110Y65        LUT2 (Prop_lut2_I1_O)        0.042     1.136 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.061     1.197    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I1_O)        0.107     1.304 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.153     1.457    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.049     1.506 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.506    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    15.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    15.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=146, routed)         0.899    16.264    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X109Y65        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)





