--------------- Rebuild Started: 01/17/2017 22:00:55 Project: ARC-EMBED, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
Deleting file ".\ARC-EMBED.rpt"
cydsfit.exe -.appdatapath "C:\Users\LAIR\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\LAIR\Documents\GitHub\ARC-Controller\PSoC-Code\ARC-EMBED.cydsn\ARC-EMBED.cyprj -d CY8C5888LTI-LP097 -s C:\Users\LAIR\Documents\GitHub\ARC-Controller\PSoC-Code\ARC-EMBED.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 28 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\, ENC1A(0), ENC1B(0), ENC2A(0), ENC2B(0), ENC3A(0), ENC3B(0), ENC4A(0), ENC4B(0), PWM1(0), PWM2(0), PWM3(0), PWM4(0), RX(0), SRV1A(0), SRV1B(0), SRV1EN(0), SRV2A(0), SRV2B(0), SRV2EN(0), SRV3A(0), SRV3B(0), SRV3EN(0), SRV4A(0), SRV4B(0), SRV4EN(0), TX(0)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Error: plm.M0046: E2071: Unable to pack the design into 24 UDBs. See the Digital Placement section of the report file for details. For additional assistance, see the Mapper, Placer, Router section in the PSoC Creator help.
Error: plm.M0046: E2055: An error occurred during placement of the design.
Error: plm.M0046: "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe" failed (0x0000000B)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Rebuild Failed: 01/17/2017 22:01:05 ---------------
