// Seed: 136138430
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input supply1 id_4
    , id_15,
    input id_5,
    output reg id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    input logic id_14
);
  always #1 begin
    id_1 <= 1;
    id_6 = 1 + 1 - 1;
    id_6 <= id_4[1];
  end
  logic id_16;
  logic id_17;
  assign id_1 = id_13;
  logic id_18;
  logic id_19;
  logic id_20;
  logic id_21;
  specify
    (id_22 => id_23) = (id_23  : id_14  : id_0, id_7  : {id_23, id_14} : id_8);
    (id_24 *> id_25) = 1;
    (id_26 => id_27) = 1;
  endspecify
endmodule
