

================================================================
== Vivado HLS Report for 'unoptimized_conv_3_3_rdai'
================================================================
* Date:           Tue Oct 13 14:40:48 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_3_3
* Solution:       conv_3_3
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.129 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    31258|    31258| 0.156 ms | 0.156 ms |  31259|  31259| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |unoptimized_conv_3_3_U0  |unoptimized_conv_3_3  |    31258|    31258| 0.156 ms | 0.156 ms |  31258|  31258|   none  |
        |Block_proc7476_U0        |Block_proc7476        |        1|        1| 5.000 ns | 5.000 ns |      1|      1|   none  |
        |write_U0                 |write_r               |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |operator_int_1_U0        |operator_int_1        |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |operator_int_U0          |operator_int          |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |Block_proc75_U0          |Block_proc75          |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |read_1_U0                |read_1                |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |read_U0                  |read_r                |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        0|      -|      40|     188|    -|
|Instance         |        4|      2|     266|     760|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      2|     306|     952|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Block_proc7476_U0        |Block_proc7476        |        0|      0|    3|   35|    0|
    |Block_proc75_U0          |Block_proc75          |        0|      0|   18|   29|    0|
    |operator_int_U0          |operator_int          |        0|      0|    3|   20|    0|
    |operator_int_1_U0        |operator_int_1        |        0|      0|   18|   20|    0|
    |read_1_U0                |read_1                |        0|      0|   18|   29|    0|
    |read_U0                  |read_r                |        0|      0|    3|   29|    0|
    |unoptimized_conv_3_3_U0  |unoptimized_conv_3_3  |        4|      2|  200|  569|    0|
    |write_U0                 |write_r               |        0|      0|    3|   29|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        4|      2|  266|  760|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |arg_in0_hwstream_val_U   |        0|  5|   0|    -|     2|   16|       32|
    |arg_out_data_values_s_U  |        0|  5|   0|    -|     2|   16|       32|
    |arg_out_tlast_values_U   |        0|  5|   0|    -|     2|    1|        2|
    |p_0_U                    |        0|  5|   0|    -|     2|   16|       32|
    |p_s_U                    |        0|  5|   0|    -|     2|    1|        2|
    |this_assign_channel_U    |        0|  5|   0|    -|     2|   16|       32|
    |val_assign_1_channel_U   |        0|  5|   0|    -|     2|    1|        2|
    |val_assign_channel_U     |        0|  5|   0|    -|     2|   16|       32|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 40|   0|    0|    16|   83|      166|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc7476_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |unoptimized_conv_3_3_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|   4|           2|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+---------------------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |       Source Object       |    C Type    |
+----------------+-----+-----+--------------+---------------------------+--------------+
|arg_in0_TDATA   |  in |   16|     axis     |      arg_in0_V_data_V     |    pointer   |
|arg_in0_TLAST   |  in |    1|     axis     |     arg_in0_V_tlast_V     |    pointer   |
|arg_in0_TVALID  |  in |    1|     axis     |     arg_in0_V_tlast_V     |    pointer   |
|arg_in0_TREADY  | out |    1|     axis     |     arg_in0_V_tlast_V     |    pointer   |
|arg_out_TDATA   | out |   16|     axis     |      arg_out_V_data_V     |    pointer   |
|arg_out_TLAST   | out |    1|     axis     |     arg_out_V_tlast_V     |    pointer   |
|arg_out_TVALID  | out |    1|     axis     |     arg_out_V_tlast_V     |    pointer   |
|arg_out_TREADY  |  in |    1|     axis     |     arg_out_V_tlast_V     |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_none | unoptimized_conv_3_3_rdai | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none | unoptimized_conv_3_3_rdai | return value |
+----------------+-----+-----+--------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%val_assign_1_channel = alloca i1, align 1"   --->   Operation 9 'alloca' 'val_assign_1_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%val_assign_channel = alloca i16, align 2"   --->   Operation 10 'alloca' 'val_assign_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg_in0_hwstream_val = alloca i16, align 2" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:466]   --->   Operation 11 'alloca' 'arg_in0_hwstream_val' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg_out_data_values_s = alloca i16, align 2" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:470]   --->   Operation 12 'alloca' 'arg_out_data_values_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg_out_tlast_values = alloca i1, align 1" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:471]   --->   Operation 13 'alloca' 'arg_out_tlast_values' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%this_assign_channel = call fastcc i16 @Block__proc75(i16* %arg_in0_V_data_V, i1* %arg_in0_V_tlast_V)"   --->   Operation 14 'call' 'this_assign_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (1.83ns)   --->   "call fastcc void @write(i16* %arg_in0_hwstream_val, i16 %this_assign_channel)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:474]   --->   Operation 15 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @unoptimized_conv_3_3(i16* %arg_in0_hwstream_val, i16* %arg_out_data_values_s, i1* %arg_out_tlast_values)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:477]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @unoptimized_conv_3_3(i16* %arg_in0_hwstream_val, i16* %arg_out_data_values_s, i1* %arg_out_tlast_values)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:477]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%p_0 = call fastcc i16 @read.1(i16* %arg_out_data_values_s)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:480]   --->   Operation 18 'call' 'p_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call fastcc void @"operator int.1"(i16* %val_assign_channel, i16 %p_0)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:480]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%p_s = call fastcc i1 @read(i1* %arg_out_tlast_values)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:481]   --->   Operation 20 'call' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call fastcc void @"operator int"(i1* %val_assign_1_channel, i1 %p_s)" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:481]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @Block__proc7476(i16* %val_assign_channel, i1* %val_assign_1_channel, i16* %arg_out_V_data_V, i1* %arg_out_V_tlast_V)"   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @Block__proc7476(i16* %val_assign_channel, i1* %val_assign_1_channel, i16* %arg_out_V_data_V, i1* %arg_out_V_tlast_V)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:460]   --->   Operation 24 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %arg_in0_V_data_V), !map !183"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arg_in0_V_tlast_V), !map !189"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %arg_out_V_data_V), !map !193"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arg_out_V_tlast_V), !map !197"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([26 x i8]* @unoptimized_conv_3_3_1) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @arg_in0_hwstream_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %arg_in0_hwstream_val, i16* %arg_in0_hwstream_val)"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %arg_in0_hwstream_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @arg_out_data_OC_valu, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %arg_out_data_values_s, i16* %arg_out_data_values_s)"   --->   Operation 32 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %arg_out_data_values_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @arg_out_tlast_OC_val, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %arg_out_tlast_values, i1* %arg_out_tlast_values)"   --->   Operation 34 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %arg_out_tlast_values, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %arg_in0_V_data_V, i1* %arg_in0_V_tlast_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str) nounwind" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:461]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %arg_out_V_data_V, i1* %arg_out_V_tlast_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str) nounwind" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:462]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:463]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp:484]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ arg_in0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arg_in0_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arg_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arg_out_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_assign_1_channel       (alloca              ) [ 001111110]
val_assign_channel         (alloca              ) [ 001111110]
arg_in0_hwstream_val       (alloca              ) [ 001111111]
arg_out_data_values_s      (alloca              ) [ 001111111]
arg_out_tlast_values       (alloca              ) [ 001111111]
this_assign_channel        (call                ) [ 000000000]
call_ln474                 (call                ) [ 000000000]
call_ln477                 (call                ) [ 000000000]
p_0                        (call                ) [ 000000000]
call_ln480                 (call                ) [ 000000000]
p_s                        (call                ) [ 000000000]
call_ln481                 (call                ) [ 000000000]
call_ln0                   (call                ) [ 000000000]
specdataflowpipeline_ln460 (specdataflowpipeline) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
spectopmodule_ln0          (spectopmodule       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_5                    (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_6                    (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln461        (specinterface       ) [ 000000000]
specinterface_ln462        (specinterface       ) [ 000000000]
specinterface_ln463        (specinterface       ) [ 000000000]
ret_ln484                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg_in0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_in0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg_in0_V_tlast_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_in0_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg_out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg_out_V_tlast_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_out_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc75"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unoptimized_conv_3_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read.1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator int.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator int"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc7476"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unoptimized_conv_3_3_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_in0_hwstream_OC_s"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_out_data_OC_valu"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg_out_tlast_OC_val"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="val_assign_1_channel_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_assign_1_channel/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="val_assign_channel_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_assign_channel/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arg_in0_hwstream_val_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg_in0_hwstream_val/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arg_out_data_values_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg_out_data_values_s/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg_out_tlast_values_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg_out_tlast_values/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_unoptimized_conv_3_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="2"/>
<pin id="91" dir="0" index="2" bw="16" slack="2"/>
<pin id="92" dir="0" index="3" bw="1" slack="2"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln477/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_Block_proc7476_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="5"/>
<pin id="98" dir="0" index="2" bw="1" slack="5"/>
<pin id="99" dir="0" index="3" bw="16" slack="0"/>
<pin id="100" dir="0" index="4" bw="1" slack="0"/>
<pin id="101" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="call_ln474_write_r_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="1"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln474/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="call_ln480_operator_int_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="4"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln480/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="call_ln481_operator_int_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="4"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln481/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="this_assign_channel_Block_proc75_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="this_assign_channel/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_0_read_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="4"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_s_read_r_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="4"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="val_assign_1_channel_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="4"/>
<pin id="146" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="val_assign_1_channel "/>
</bind>
</comp>

<comp id="150" class="1005" name="val_assign_channel_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="4"/>
<pin id="152" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="val_assign_channel "/>
</bind>
</comp>

<comp id="156" class="1005" name="arg_in0_hwstream_val_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="arg_in0_hwstream_val "/>
</bind>
</comp>

<comp id="162" class="1005" name="arg_out_data_values_s_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="2"/>
<pin id="164" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="arg_out_data_values_s "/>
</bind>
</comp>

<comp id="168" class="1005" name="arg_out_tlast_values_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2"/>
<pin id="170" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="arg_out_tlast_values "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="132" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="138" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="147"><net_src comp="68" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="153"><net_src comp="72" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="159"><net_src comp="76" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="165"><net_src comp="80" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="171"><net_src comp="84" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arg_out_V_data_V | {6 7 }
	Port: arg_out_V_tlast_V | {6 7 }
 - Input state : 
	Port: unoptimized_conv_3_3_rdai : arg_in0_V_data_V | {2 }
	Port: unoptimized_conv_3_3_rdai : arg_in0_V_tlast_V | {2 }
  - Chain level:
	State 1
	State 2
		call_ln474 : 1
	State 3
	State 4
	State 5
		call_ln480 : 1
		call_ln481 : 1
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_unoptimized_conv_3_3_fu_88     |    4    |    2    |  3.0477 |   310   |   472   |    0    |
|          |         grp_Block_proc7476_fu_95        |    0    |    0    |  1.312  |    17   |    18   |    0    |
|          |        call_ln474_write_r_fu_105        |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |     call_ln480_operator_int_1_fu_111    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      call_ln481_operator_int_fu_117     |    0    |    0    |    0    |    0    |    0    |    0    |
|          | this_assign_channel_Block_proc75_fu_123 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_0_read_1_fu_132            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_s_read_r_fu_138            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                         |    4    |    2    |  4.3597 |   327   |   490   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| arg_in0_hwstream_val_reg_156|   16   |
|arg_out_data_values_s_reg_162|   16   |
| arg_out_tlast_values_reg_168|    1   |
| val_assign_1_channel_reg_144|    1   |
|  val_assign_channel_reg_150 |   16   |
+-----------------------------+--------+
|            Total            |   50   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |    2   |    4   |   327  |   490  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   50   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    2   |    4   |   377  |   490  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
