{
	"route__net": 477,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 253,
	"route__wirelength__iter:1": 10129,
	"route__drc_errors__iter:2": 221,
	"route__wirelength__iter:2": 9997,
	"route__drc_errors__iter:3": 191,
	"route__wirelength__iter:3": 10002,
	"route__drc_errors__iter:4": 21,
	"route__wirelength__iter:4": 9952,
	"route__drc_errors__iter:5": 4,
	"route__wirelength__iter:5": 9952,
	"route__drc_errors__iter:6": 4,
	"route__wirelength__iter:6": 9952,
	"route__drc_errors__iter:7": 4,
	"route__wirelength__iter:7": 9956,
	"route__drc_errors__iter:8": 0,
	"route__wirelength__iter:8": 9956,
	"route__drc_errors": 0,
	"route__wirelength": 9956,
	"route__vias": 3297,
	"route__vias__singlecut": 3297,
	"route__vias__multicut": 0,
	"design__io": 75,
	"design__die__area": 8404.02,
	"design__core__area": 5506.53,
	"design__instance__count": 522,
	"design__instance__area": 3941.28,
	"design__instance__count__stdcell": 522,
	"design__instance__area__stdcell": 3941.28,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.715746,
	"design__instance__utilization__stdcell": 0.715746,
	"design__instance__count__class:fill_cell": 54,
	"design__instance__count__class:tap_cell": 72,
	"design__instance__count__class:buffer": 10,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 83,
	"design__instance__count__class:inverter": 17,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 33,
	"design__instance__count__class:multi_input_combinational_cell": 299,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}