Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun  2 11:25:58 2023
| Host         : students-ct running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file pulpino_nexys_a7_timing_summary_routed.rpt -pb pulpino_nexys_a7_timing_summary_routed.pb -rpx pulpino_nexys_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : pulpino_nexys_a7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 423 register/latch pins with no clock driven by root clock pin: ja[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7756 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.276        0.000                      0                22370        0.049        0.000                      0                22370        3.000        0.000                       0                  7762  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk100mhz                 {0.000 5.000}      10.000          100.000         
  clk_out1_xilinx_mmcm    {0.000 10.000}     20.000          50.000          
  clkfbout_xilinx_mmcm    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_xilinx_mmcm_1  {0.000 10.000}     20.000          50.000          
  clkfbout_xilinx_mmcm_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_xilinx_mmcm          1.276        0.000                      0                14943        0.133        0.000                      0                14943        9.500        0.000                       0                  7758  
  clkfbout_xilinx_mmcm                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_xilinx_mmcm_1        1.278        0.000                      0                14943        0.133        0.000                      0                14943        9.500        0.000                       0                  7758  
  clkfbout_xilinx_mmcm_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm          1.276        0.000                      0                14943        0.049        0.000                      0                14943  
clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm_1        1.276        0.000                      0                14943        0.049        0.000                      0                14943  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm          7.680        0.000                      0                 7427        1.125        0.000                      0                 7427  
**async_default**       clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm          7.680        0.000                      0                 7427        1.042        0.000                      0                 7427  
**async_default**       clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm_1        7.680        0.000                      0                 7427        1.042        0.000                      0                 7427  
**async_default**       clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm_1        7.682        0.000                      0                 7427        1.125        0.000                      0                 7427  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.460%)  route 13.313ns (74.540%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.127    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.501    18.481    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
                                       clock pessimism              0.487    18.968    
                                       clock uncertainty           -0.084    18.885    
                  SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.413    18.472    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.472    
                                       arrival time                         -17.127    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.459%)  route 13.313ns (74.541%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.128    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.502    18.482    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
                                       clock pessimism              0.487    18.969    
                                       clock uncertainty           -0.084    18.886    
                  SLICE_X53Y59         FDCE (Setup_fdce_C_CE)      -0.413    18.473    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                         -17.128    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 4.841ns (26.603%)  route 13.356ns (73.397%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.769    17.465    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.665    18.644    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/C
                                       clock pessimism              0.496    19.140    
                                       clock uncertainty           -0.084    19.057    
                  SLICE_X57Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.852    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.852    
                                       arrival time                         -17.465    
  ---------------------------------------------------------------------------------
                                       slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.575    -0.589    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                                       net (fo=2, routed)           0.067    -0.381    pulpino_inst/peripherals_i/apb_i2c_i/ack_out
    Routing       SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.846    -0.827    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/C
                                       clock pessimism              0.238    -0.589    
                  SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.075    -0.514    pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.514    
                                       arrival time                          -0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.133    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.565    -0.599    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X47Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/Q
                                       net (fo=11, routed)          0.097    -0.361    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
    Routing       SLICE_X46Y91                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/I4
    Routing       SLICE_X46Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/p_0_in__7[3]
    Routing       SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.836    -0.837    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/C
                                       clock pessimism              0.251    -0.586    
                  SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121    -0.465    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.465    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.576    -0.588    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X13Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/Q
                                       net (fo=2, routed)           0.098    -0.349    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[0]
    Routing       SLICE_X12Y51                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I0
    Routing       SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.304 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.304    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.847    -0.826    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.251    -0.575    
                  SLICE_X12Y51         FDPE (Hold_fdpe_C_D)         0.120    -0.455    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.455    
                                       arrival time                          -0.304    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.570    -0.594    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X31Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/Q
                                       net (fo=2, routed)           0.098    -0.355    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]_0[2]
    Routing       SLICE_X30Y59                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/I0
    Routing       SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.310    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1_n_0
    Routing       SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.841    -0.832    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/C
                                       clock pessimism              0.251    -0.581    
                  SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.120    -0.461    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.461    
                                       arrival time                          -0.310    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X39Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/Q
                                       net (fo=3, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[7]
    Routing       SLICE_X38Y85                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/I0
    Routing       SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[7]
    Routing       SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.835    -0.838    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/C
                                       clock pessimism              0.251    -0.587    
                  SLICE_X38Y85         FDCE (Hold_fdce_C_D)         0.120    -0.467    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.467    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.637    -0.527    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X14Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/Q
                                       net (fo=1, routed)           0.049    -0.314    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1]_320[15]
    Routing       SLICE_X15Y36                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/I5
    Routing       SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/O
                                       net (fo=2, routed)           0.000    -0.269    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[12]_0[8]
    Routing       SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.911    -0.762    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/C
                                       clock pessimism              0.249    -0.514    
                  SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092    -0.422    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          0.422    
                                       arrival time                          -0.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.561    -0.603    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X31Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/Q
                                       net (fo=3, routed)           0.109    -0.353    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in[14]
    Routing       SLICE_X30Y78                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/I1
    Routing       SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.308    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[14]
    Routing       SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.830    -0.843    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/C
                                       clock pessimism              0.253    -0.590    
                  SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120    -0.470    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                          0.470    
                                       arrival time                          -0.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.627    -0.537    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/Q
                                       net (fo=3, routed)           0.109    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][14]
    Routing       SLICE_X56Y34                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/I3
    Routing       SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[14]
    Routing       SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/C
                                       clock pessimism              0.251    -0.524    
                  SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120    -0.404    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
  ---------------------------------------------------------------------------------
                                       required time                          0.404    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.634    -0.530    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X25Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/Q
                                       net (fo=4, routed)           0.082    -0.307    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]_0[0]
    Routing       SLICE_X24Y33                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/I0
    Routing       SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.262    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1_n_0
    Routing       SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.908    -0.765    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_out1
                  SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/C
                                       clock pessimism              0.249    -0.517    
                  SLICE_X24Y33         FDCE (Hold_fdce_C_D)         0.092    -0.425    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
  ---------------------------------------------------------------------------------
                                       required time                          0.425    
                                       arrival time                          -0.262    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.626    -0.538    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X55Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/Q
                                       net (fo=3, routed)           0.110    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][13]
    Routing       SLICE_X54Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/I3
    Routing       SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[13]
    Routing       SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/C
                                       clock pessimism              0.250    -0.525    
                  SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.120    -0.405    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
  ---------------------------------------------------------------------------------
                                       required time                          0.405    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y31     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y31     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y26     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y34     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FSM_sequential_CS_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y34     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FSM_sequential_CS_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y32     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y54     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y55     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y55     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y71      apb_dout_ff_reg[31]_i_14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y71      apb_dout_ff_reg[31]_i_14/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y58     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y58     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_mmcm
  To Clock:  clkfbout_xilinx_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.894    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.894    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.894    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                         18.894    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.278    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.460%)  route 13.313ns (74.540%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.127    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.501    18.481    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
                                       clock pessimism              0.487    18.968    
                                       clock uncertainty           -0.082    18.887    
                  SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.413    18.474    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.474    
                                       arrival time                         -17.127    
  ---------------------------------------------------------------------------------
                                       slack                                  1.347    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.459%)  route 13.313ns (74.541%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.128    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.502    18.482    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
                                       clock pessimism              0.487    18.969    
                                       clock uncertainty           -0.082    18.888    
                  SLICE_X53Y59         FDCE (Setup_fdce_C_CE)      -0.413    18.475    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.475    
                                       arrival time                         -17.128    
  ---------------------------------------------------------------------------------
                                       slack                                  1.347    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.888    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
  ---------------------------------------------------------------------------------
                                       required time                         18.888    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.888    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
  ---------------------------------------------------------------------------------
                                       required time                         18.888    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.888    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.888    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.356    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.894    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.894    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.894    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.894    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.376    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 4.841ns (26.603%)  route 13.356ns (73.397%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.769    17.465    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.665    18.644    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/C
                                       clock pessimism              0.496    19.140    
                                       clock uncertainty           -0.082    19.059    
                  SLICE_X57Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.854    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.854    
                                       arrival time                         -17.465    
  ---------------------------------------------------------------------------------
                                       slack                                  1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.575    -0.589    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                                       net (fo=2, routed)           0.067    -0.381    pulpino_inst/peripherals_i/apb_i2c_i/ack_out
    Routing       SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.846    -0.827    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/C
                                       clock pessimism              0.238    -0.589    
                  SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.075    -0.514    pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.514    
                                       arrival time                          -0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.133    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.565    -0.599    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X47Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/Q
                                       net (fo=11, routed)          0.097    -0.361    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
    Routing       SLICE_X46Y91                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/I4
    Routing       SLICE_X46Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/p_0_in__7[3]
    Routing       SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.836    -0.837    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/C
                                       clock pessimism              0.251    -0.586    
                  SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121    -0.465    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.465    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.576    -0.588    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X13Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/Q
                                       net (fo=2, routed)           0.098    -0.349    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[0]
    Routing       SLICE_X12Y51                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I0
    Routing       SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.304 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.304    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.847    -0.826    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.251    -0.575    
                  SLICE_X12Y51         FDPE (Hold_fdpe_C_D)         0.120    -0.455    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.455    
                                       arrival time                          -0.304    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.570    -0.594    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X31Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/Q
                                       net (fo=2, routed)           0.098    -0.355    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]_0[2]
    Routing       SLICE_X30Y59                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/I0
    Routing       SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.310    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1_n_0
    Routing       SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.841    -0.832    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/C
                                       clock pessimism              0.251    -0.581    
                  SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.120    -0.461    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.461    
                                       arrival time                          -0.310    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X39Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/Q
                                       net (fo=3, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[7]
    Routing       SLICE_X38Y85                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/I0
    Routing       SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[7]
    Routing       SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.835    -0.838    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/C
                                       clock pessimism              0.251    -0.587    
                  SLICE_X38Y85         FDCE (Hold_fdce_C_D)         0.120    -0.467    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.467    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.637    -0.527    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X14Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/Q
                                       net (fo=1, routed)           0.049    -0.314    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1]_320[15]
    Routing       SLICE_X15Y36                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/I5
    Routing       SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/O
                                       net (fo=2, routed)           0.000    -0.269    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[12]_0[8]
    Routing       SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.911    -0.762    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/C
                                       clock pessimism              0.249    -0.514    
                  SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092    -0.422    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          0.422    
                                       arrival time                          -0.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.561    -0.603    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X31Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/Q
                                       net (fo=3, routed)           0.109    -0.353    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in[14]
    Routing       SLICE_X30Y78                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/I1
    Routing       SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.308    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[14]
    Routing       SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.830    -0.843    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/C
                                       clock pessimism              0.253    -0.590    
                  SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120    -0.470    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                          0.470    
                                       arrival time                          -0.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.627    -0.537    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/Q
                                       net (fo=3, routed)           0.109    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][14]
    Routing       SLICE_X56Y34                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/I3
    Routing       SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[14]
    Routing       SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/C
                                       clock pessimism              0.251    -0.524    
                  SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120    -0.404    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
  ---------------------------------------------------------------------------------
                                       required time                          0.404    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.634    -0.530    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X25Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/Q
                                       net (fo=4, routed)           0.082    -0.307    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]_0[0]
    Routing       SLICE_X24Y33                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/I0
    Routing       SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.262    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1_n_0
    Routing       SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.908    -0.765    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_out1
                  SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/C
                                       clock pessimism              0.249    -0.517    
                  SLICE_X24Y33         FDCE (Hold_fdce_C_D)         0.092    -0.425    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
  ---------------------------------------------------------------------------------
                                       required time                          0.425    
                                       arrival time                          -0.262    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.626    -0.538    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X55Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/Q
                                       net (fo=3, routed)           0.110    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][13]
    Routing       SLICE_X54Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/I3
    Routing       SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[13]
    Routing       SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/C
                                       clock pessimism              0.250    -0.525    
                  SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.120    -0.405    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
  ---------------------------------------------------------------------------------
                                       required time                          0.405    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_mmcm_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y31     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y31     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y26     pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y34     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FSM_sequential_CS_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y34     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FSM_sequential_CS_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y32     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y31     pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y54     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y55     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y55     pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y71      apb_dout_ff_reg[31]_i_14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y71      apb_dout_ff_reg[31]_i_14/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y57     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y58     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y58     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_mmcm_1
  To Clock:  clkfbout_xilinx_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_mmcm_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.460%)  route 13.313ns (74.540%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.127    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.501    18.481    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
                                       clock pessimism              0.487    18.968    
                                       clock uncertainty           -0.084    18.885    
                  SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.413    18.472    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.472    
                                       arrival time                         -17.127    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.459%)  route 13.313ns (74.541%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.128    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.502    18.482    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
                                       clock pessimism              0.487    18.969    
                                       clock uncertainty           -0.084    18.886    
                  SLICE_X53Y59         FDCE (Setup_fdce_C_CE)      -0.413    18.473    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                         -17.128    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 4.841ns (26.603%)  route 13.356ns (73.397%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.769    17.465    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.665    18.644    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/C
                                       clock pessimism              0.496    19.140    
                                       clock uncertainty           -0.084    19.057    
                  SLICE_X57Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.852    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.852    
                                       arrival time                         -17.465    
  ---------------------------------------------------------------------------------
                                       slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.575    -0.589    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                                       net (fo=2, routed)           0.067    -0.381    pulpino_inst/peripherals_i/apb_i2c_i/ack_out
    Routing       SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.846    -0.827    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/C
                                       clock pessimism              0.238    -0.589    
                                       clock uncertainty            0.084    -0.506    
                  SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.075    -0.431    pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.431    
                                       arrival time                          -0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.049    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.565    -0.599    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X47Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/Q
                                       net (fo=11, routed)          0.097    -0.361    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
    Routing       SLICE_X46Y91                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/I4
    Routing       SLICE_X46Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/p_0_in__7[3]
    Routing       SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.836    -0.837    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/C
                                       clock pessimism              0.251    -0.586    
                                       clock uncertainty            0.084    -0.503    
                  SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121    -0.382    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.382    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.576    -0.588    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X13Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/Q
                                       net (fo=2, routed)           0.098    -0.349    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[0]
    Routing       SLICE_X12Y51                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I0
    Routing       SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.304 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.304    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.847    -0.826    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.251    -0.575    
                                       clock uncertainty            0.084    -0.492    
                  SLICE_X12Y51         FDPE (Hold_fdpe_C_D)         0.120    -0.372    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.372    
                                       arrival time                          -0.304    
  ---------------------------------------------------------------------------------
                                       slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.570    -0.594    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X31Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/Q
                                       net (fo=2, routed)           0.098    -0.355    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]_0[2]
    Routing       SLICE_X30Y59                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/I0
    Routing       SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.310    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1_n_0
    Routing       SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.841    -0.832    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/C
                                       clock pessimism              0.251    -0.581    
                                       clock uncertainty            0.084    -0.498    
                  SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.120    -0.378    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.378    
                                       arrival time                          -0.310    
  ---------------------------------------------------------------------------------
                                       slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X39Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/Q
                                       net (fo=3, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[7]
    Routing       SLICE_X38Y85                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/I0
    Routing       SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[7]
    Routing       SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.835    -0.838    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/C
                                       clock pessimism              0.251    -0.587    
                                       clock uncertainty            0.084    -0.504    
                  SLICE_X38Y85         FDCE (Hold_fdce_C_D)         0.120    -0.384    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.384    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.637    -0.527    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X14Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/Q
                                       net (fo=1, routed)           0.049    -0.314    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1]_320[15]
    Routing       SLICE_X15Y36                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/I5
    Routing       SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/O
                                       net (fo=2, routed)           0.000    -0.269    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[12]_0[8]
    Routing       SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.911    -0.762    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/C
                                       clock pessimism              0.249    -0.514    
                                       clock uncertainty            0.084    -0.430    
                  SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092    -0.338    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          0.338    
                                       arrival time                          -0.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.561    -0.603    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X31Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/Q
                                       net (fo=3, routed)           0.109    -0.353    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in[14]
    Routing       SLICE_X30Y78                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/I1
    Routing       SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.308    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[14]
    Routing       SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.830    -0.843    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/C
                                       clock pessimism              0.253    -0.590    
                                       clock uncertainty            0.084    -0.507    
                  SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120    -0.387    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                          0.387    
                                       arrival time                          -0.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.627    -0.537    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/Q
                                       net (fo=3, routed)           0.109    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][14]
    Routing       SLICE_X56Y34                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/I3
    Routing       SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[14]
    Routing       SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/C
                                       clock pessimism              0.251    -0.524    
                                       clock uncertainty            0.084    -0.440    
                  SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120    -0.320    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
  ---------------------------------------------------------------------------------
                                       required time                          0.320    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.634    -0.530    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X25Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/Q
                                       net (fo=4, routed)           0.082    -0.307    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]_0[0]
    Routing       SLICE_X24Y33                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/I0
    Routing       SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.262    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1_n_0
    Routing       SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.908    -0.765    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_out1
                  SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/C
                                       clock pessimism              0.249    -0.517    
                                       clock uncertainty            0.084    -0.433    
                  SLICE_X24Y33         FDCE (Hold_fdce_C_D)         0.092    -0.341    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
  ---------------------------------------------------------------------------------
                                       required time                          0.341    
                                       arrival time                          -0.262    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.626    -0.538    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X55Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/Q
                                       net (fo=3, routed)           0.110    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][13]
    Routing       SLICE_X54Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/I3
    Routing       SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[13]
    Routing       SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/C
                                       clock pessimism              0.250    -0.525    
                                       clock uncertainty            0.084    -0.441    
                  SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.120    -0.321    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
  ---------------------------------------------------------------------------------
                                       required time                          0.321    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.348ns  (logic 4.841ns (26.384%)  route 13.507ns (73.616%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.920    17.615    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X60Y36         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X60Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.615    
  ---------------------------------------------------------------------------------
                                       slack                                  1.276    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.460%)  route 13.313ns (74.540%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.127    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.501    18.481    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X55Y61         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/C
                                       clock pessimism              0.487    18.968    
                                       clock uncertainty           -0.084    18.885    
                  SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.413    18.472    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.472    
                                       arrival time                         -17.127    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 4.547ns (25.459%)  route 13.313ns (74.541%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.598    15.706    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X52Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/I2
    Routing       SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.856 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_rdata_id_o[31]_i_1/O
                                       net (fo=66, routed)          1.271    17.128    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/E[0]
    Routing       SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.502    18.482    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X53Y59         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/C
                                       clock pessimism              0.487    18.969    
                                       clock uncertainty           -0.084    18.886    
                  SLICE_X53Y59         FDCE (Setup_fdce_C_CE)      -0.413    18.473    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                         -17.128    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 4.841ns (26.505%)  route 13.423ns (73.495%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.836    17.532    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.663    18.642    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/C
                                       clock pessimism              0.496    19.138    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X54Y34         FDCE (Setup_fdce_C_CE)      -0.169    18.886    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.886    
                                       arrival time                         -17.532    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.250ns  (logic 4.841ns (26.526%)  route 13.409ns (73.474%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.822    17.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.669    18.648    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X58Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/C
                                       clock pessimism              0.496    19.144    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X58Y35         FDCE (Setup_fdce_C_CE)      -0.169    18.892    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.892    
                                       arrival time                         -17.518    
  ---------------------------------------------------------------------------------
                                       slack                                  1.374    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 4.841ns (26.603%)  route 13.356ns (73.397%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.807    -0.733    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X46Y43         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.075     0.821    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X59Y46                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/I1
    Routing       SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.295     1.116 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[24]_i_14/O
                                       net (fo=96, routed)          1.507     2.623    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[12]_i_3_0
    Routing       SLICE_X76Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/I2
    Routing       SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.326     2.949 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10/O
                                       net (fo=1, routed)           0.789     3.738    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_10_n_0
    Routing       SLICE_X72Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/I0
    Routing       SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.862 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_5/O
                                       net (fo=2, routed)           0.654     4.517    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[11].rf_reg_tmp_reg[11][0]_0
    Routing       SLICE_X68Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/I4
    Routing       SLICE_X68Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.641 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[0]_i_2/O
                                       net (fo=8, routed)           0.608     5.248    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/multdiv_operand_b_ex[0]
    Routing       SLICE_X64Y47                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/I1
    Routing       SLICE_X64Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_22/O
                                       net (fo=1, routed)           0.616     5.988    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/misaligned_addr_o_reg[31]_0[0]
    Routing       SLICE_X63Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/I4
    Routing       SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.118     6.106 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                                       net (fo=1, routed)           0.429     6.535    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
    Routing       SLICE_X62Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/S[0]
    Routing       SLICE_X62Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.839     7.374 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.374    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    Routing       SLICE_X62Y48                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CI
    Routing       SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.491 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    Routing       SLICE_X62Y49                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CI
    Routing       SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.608 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                                       net (fo=1, routed)           0.001     7.609    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    Routing       SLICE_X62Y50                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CI
    Routing       SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.726 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                                       net (fo=1, routed)           0.000     7.726    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    Routing       SLICE_X62Y51                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CI
    Routing       SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.843 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                                       net (fo=1, routed)           0.000     7.843    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    Routing       SLICE_X62Y52                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CI
    Routing       SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.232     8.075 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[0]
                                       net (fo=13, routed)          1.906     9.981    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[23][0]
    Routing       SLICE_X37Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/I3
    Routing       SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.323    10.304 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                                       net (fo=1, routed)           0.436    10.740    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
    Routing       SLICE_X37Y44                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/I4
    Routing       SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.326    11.066 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4/O
                                       net (fo=1, routed)           0.567    11.633    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_4_n_0
    Routing       SLICE_X39Y44                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/I0
    Routing       SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.757 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_2/O
                                       net (fo=6, routed)           1.226    12.983    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_is_equal_result
    Routing       SLICE_X62Y45                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/I3
    Routing       SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.107 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                                       net (fo=2, routed)           0.464    13.571    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ex_block_i/alu_i/cmp_result__5
    Routing       SLICE_X62Y45                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/I3
    Routing       SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.695 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_9/O
                                       net (fo=6, routed)           0.734    14.429    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_2_3
    Routing       SLICE_X57Y43                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/I4
    Routing       SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.553 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_8/O
                                       net (fo=1, routed)           0.432    14.985    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/id_ready
    Routing       SLICE_X54Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/I4
    Routing       SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.109 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/instr_valid_id_o_i_2/O
                                       net (fo=6, routed)           0.620    15.729    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_0
    Routing       SLICE_X53Y43                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/I1
    Routing       SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.118    15.847 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_3/O
                                       net (fo=130, routed)         0.523    16.369    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]_1
    Routing       SLICE_X54Y41                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/I4
    Routing       SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    16.695 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                                       net (fo=32, routed)          0.769    17.465    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
    Routing       SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.665    18.644    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/C
                                       clock pessimism              0.496    19.140    
                                       clock uncertainty           -0.084    19.057    
                  SLICE_X57Y35         FDCE (Setup_fdce_C_CE)      -0.205    18.852    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.852    
                                       arrival time                         -17.465    
  ---------------------------------------------------------------------------------
                                       slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.575    -0.589    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/ack_out_reg/Q
                                       net (fo=2, routed)           0.067    -0.381    pulpino_inst/peripherals_i/apb_i2c_i/ack_out
    Routing       SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.846    -0.827    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg/C
                                       clock pessimism              0.238    -0.589    
                                       clock uncertainty            0.084    -0.506    
                  SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.075    -0.431    pulpino_inst/peripherals_i/apb_i2c_i/rxack_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.431    
                                       arrival time                          -0.381    
  ---------------------------------------------------------------------------------
                                       slack                                  0.049    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.565    -0.599    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X47Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/Q
                                       net (fo=11, routed)          0.097    -0.361    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
    Routing       SLICE_X46Y91                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/I4
    Routing       SLICE_X46Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount[3]_i_2/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/p_0_in__7[3]
    Routing       SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.836    -0.837    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X46Y91         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/C
                                       clock pessimism              0.251    -0.586    
                                       clock uncertainty            0.084    -0.503    
                  SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121    -0.382    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.382    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.576    -0.588    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X13Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]/Q
                                       net (fo=2, routed)           0.098    -0.349    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[0]
    Routing       SLICE_X12Y51                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I0
    Routing       SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.304 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.304    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.847    -0.826    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X12Y51         FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.251    -0.575    
                                       clock uncertainty            0.084    -0.492    
                  SLICE_X12Y51         FDPE (Hold_fdpe_C_D)         0.120    -0.372    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.372    
                                       arrival time                          -0.304    
  ---------------------------------------------------------------------------------
                                       slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.570    -0.594    pulpino_inst/peripherals_i/apb_i2c_i/clk_out1
                  SLICE_X31Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  pulpino_inst/peripherals_i/apb_i2c_i/r_tx_reg[2]/Q
                                       net (fo=2, routed)           0.098    -0.355    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]_0[2]
    Routing       SLICE_X30Y59                                                      r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/I0
    Routing       SLICE_X30Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.310    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr[2]_i_1_n_0
    Routing       SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.841    -0.832    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/clk_out1
                  SLICE_X30Y59         FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]/C
                                       clock pessimism              0.251    -0.581    
                                       clock uncertainty            0.084    -0.498    
                  SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.120    -0.378    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.378    
                                       arrival time                          -0.310    
  ---------------------------------------------------------------------------------
                                       slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X39Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]/Q
                                       net (fo=3, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inten_reg_n_0_[7]
    Routing       SLICE_X38Y85                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/I0
    Routing       SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[7]_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[7]
    Routing       SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.835    -0.838    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X38Y85         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]/C
                                       clock pessimism              0.251    -0.587    
                                       clock uncertainty            0.084    -0.504    
                  SLICE_X38Y85         FDCE (Hold_fdce_C_D)         0.120    -0.384    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.384    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.637    -0.527    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X14Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]/Q
                                       net (fo=1, routed)           0.049    -0.314    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1]_320[15]
    Routing       SLICE_X15Y36                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/I5
    Routing       SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/ARADDR_REG[8]_i_1/O
                                       net (fo=2, routed)           0.000    -0.269    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[12]_0[8]
    Routing       SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.911    -0.762    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X15Y36         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]/C
                                       clock pessimism              0.249    -0.514    
                                       clock uncertainty            0.084    -0.430    
                  SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092    -0.338    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          0.338    
                                       arrival time                          -0.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.561    -0.603    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X31Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in_reg[14]/Q
                                       net (fo=3, routed)           0.109    -0.353    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_in[14]
    Routing       SLICE_X30Y78                                                      r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/I1
    Routing       SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.308    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[14]
    Routing       SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.830    -0.843    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X30Y78         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]/C
                                       clock pessimism              0.253    -0.590    
                                       clock uncertainty            0.084    -0.507    
                  SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120    -0.387    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                          0.387    
                                       arrival time                          -0.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.627    -0.537    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X57Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/Q
                                       net (fo=3, routed)           0.109    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][14]
    Routing       SLICE_X56Y34                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/I3
    Routing       SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][14]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[14]
    Routing       SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X56Y34         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/C
                                       clock pessimism              0.251    -0.524    
                                       clock uncertainty            0.084    -0.440    
                  SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120    -0.320    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
  ---------------------------------------------------------------------------------
                                       required time                          0.320    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.634    -0.530    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X25Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/Q
                                       net (fo=4, routed)           0.082    -0.307    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]_0[0]
    Routing       SLICE_X24Y33                                                      r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/I0
    Routing       SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.262    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][5]_i_1_n_0
    Routing       SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.908    -0.765    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_out1
                  SLICE_X24Y33         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]/C
                                       clock pessimism              0.249    -0.517    
                                       clock uncertainty            0.084    -0.433    
                  SLICE_X24Y33         FDCE (Hold_fdce_C_D)         0.092    -0.341    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
  ---------------------------------------------------------------------------------
                                       required time                          0.341    
                                       arrival time                          -0.262    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.626    -0.538    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X55Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/Q
                                       net (fo=3, routed)           0.110    -0.286    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][13]
    Routing       SLICE_X54Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/I3
    Routing       SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][13]_i_1/O
                                       net (fo=1, routed)           0.000    -0.241    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[13]
    Routing       SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.899    -0.774    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X54Y35         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/C
                                       clock pessimism              0.250    -0.525    
                                       clock uncertainty            0.084    -0.441    
                  SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.120    -0.321    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
  ---------------------------------------------------------------------------------
                                       required time                          0.321    
                                       arrival time                          -0.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 0.608ns (5.176%)  route 11.138ns (94.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.043    10.835    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X8Y25          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X8Y25          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.543    18.515    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.515    
                                       arrival time                         -10.835    
  ---------------------------------------------------------------------------------
                                       slack                                  7.680    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 0.608ns (5.232%)  route 11.012ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.917    10.709    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    Routing       SLICE_X9Y29          FDCE                                         f  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_out1
                  SLICE_X9Y29          FDCE                                         r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.709    
  ---------------------------------------------------------------------------------
                                       slack                                  7.726    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.124%)  route 0.840ns (81.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.407     0.425    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y67         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y67         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X10Y67         FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.425    
  ---------------------------------------------------------------------------------
                                       slack                                  1.125    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.905%)  route 0.853ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.420     0.438    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X12Y68         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.837    -0.836    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X12Y68         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/C
                                       clock pessimism              0.275    -0.561    
                  SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.140    -0.701    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.701    
                                       arrival time                           0.438    
  ---------------------------------------------------------------------------------
                                       slack                                  1.139    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.184    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.933%)  route 0.912ns (83.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.479     0.497    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y66         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.839    -0.834    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y66         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/C
                                       clock pessimism              0.275    -0.559    
                  SLICE_X10Y66         FDCE (Remov_fdce_C_CLR)     -0.140    -0.699    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.699    
                                       arrival time                           0.497    
  ---------------------------------------------------------------------------------
                                       slack                                  1.196    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 0.608ns (5.176%)  route 11.138ns (94.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.043    10.835    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X8Y25          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X8Y25          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.543    18.515    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.515    
                                       arrival time                         -10.835    
  ---------------------------------------------------------------------------------
                                       slack                                  7.680    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 0.608ns (5.232%)  route 11.012ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.917    10.709    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    Routing       SLICE_X9Y29          FDCE                                         f  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_out1
                  SLICE_X9Y29          FDCE                                         r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.709    
  ---------------------------------------------------------------------------------
                                       slack                                  7.726    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.124%)  route 0.840ns (81.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.407     0.425    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y67         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y67         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X10Y67         FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.425    
  ---------------------------------------------------------------------------------
                                       slack                                  1.042    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.905%)  route 0.853ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.420     0.438    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X12Y68         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.837    -0.836    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X12Y68         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/C
                                       clock pessimism              0.275    -0.561    
                                       clock uncertainty            0.084    -0.478    
                  SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.140    -0.618    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.618    
                                       arrival time                           0.438    
  ---------------------------------------------------------------------------------
                                       slack                                  1.055    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.100    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.933%)  route 0.912ns (83.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.479     0.497    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y66         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.839    -0.834    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y66         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/C
                                       clock pessimism              0.275    -0.559    
                                       clock uncertainty            0.084    -0.476    
                  SLICE_X10Y66         FDCE (Remov_fdce_C_CLR)     -0.140    -0.616    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.616    
                                       arrival time                           0.497    
  ---------------------------------------------------------------------------------
                                       slack                                  1.113    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 0.608ns (5.176%)  route 11.138ns (94.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.043    10.835    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X8Y25          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X8Y25          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.543    18.515    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.515    
                                       arrival time                         -10.835    
  ---------------------------------------------------------------------------------
                                       slack                                  7.680    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.686    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.084    19.061    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.518    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.518    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.704    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 0.608ns (5.232%)  route 11.012ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.917    10.709    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    Routing       SLICE_X9Y29          FDCE                                         f  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_out1
                  SLICE_X9Y29          FDCE                                         r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.084    19.064    
                  SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.629    18.435    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.435    
                                       arrival time                         -10.709    
  ---------------------------------------------------------------------------------
                                       slack                                  7.726    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.084    19.058    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.429    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.429    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.124%)  route 0.840ns (81.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.407     0.425    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y67         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y67         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X10Y67         FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.425    
  ---------------------------------------------------------------------------------
                                       slack                                  1.042    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.905%)  route 0.853ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.420     0.438    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X12Y68         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.837    -0.836    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X12Y68         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/C
                                       clock pessimism              0.275    -0.561    
                                       clock uncertainty            0.084    -0.478    
                  SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.140    -0.618    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.618    
                                       arrival time                           0.438    
  ---------------------------------------------------------------------------------
                                       slack                                  1.055    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/C
                                       clock pessimism              0.275    -0.560    
                                       clock uncertainty            0.084    -0.477    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.617    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                          0.617    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.100    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.933%)  route 0.912ns (83.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.479     0.497    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y66         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.839    -0.834    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y66         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/C
                                       clock pessimism              0.275    -0.559    
                                       clock uncertainty            0.084    -0.476    
                  SLICE_X10Y66         FDCE (Remov_fdce_C_CLR)     -0.140    -0.616    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.616    
                                       arrival time                           0.497    
  ---------------------------------------------------------------------------------
                                       slack                                  1.113    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/C
                                       clock pessimism              0.504    -0.351    
                                       clock uncertainty            0.084    -0.268    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.408    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.408    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 0.608ns (5.176%)  route 11.138ns (94.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.043    10.835    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X8Y25          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X8Y25          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.082    19.060    
                  SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.543    18.517    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.517    
                                       arrival time                         -10.835    
  ---------------------------------------------------------------------------------
                                       slack                                  7.682    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.082    19.066    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.437    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.437    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 0.608ns (5.214%)  route 11.052ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.957    10.749    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]_0
    Routing       SLICE_X13Y29         FDCE                                         f  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/clk_out1
                  SLICE_X13Y29         FDCE                                         r  pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.082    19.066    
                  SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.629    18.437    pulpino_inst/peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
  ---------------------------------------------------------------------------------
                                       required time                         18.437    
                                       arrival time                         -10.749    
  ---------------------------------------------------------------------------------
                                       slack                                  7.688    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.520    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
  ---------------------------------------------------------------------------------
                                       required time                         18.520    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.520    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.520    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.520    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.520    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.608ns (5.186%)  route 11.117ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)       10.022    10.814    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X10Y23         FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.678    18.657    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X10Y23         FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]/C
                                       clock pessimism              0.487    19.145    
                                       clock uncertainty           -0.082    19.063    
                  SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.543    18.520    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.520    
                                       arrival time                         -10.814    
  ---------------------------------------------------------------------------------
                                       slack                                  7.706    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 0.608ns (5.232%)  route 11.012ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.917    10.709    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]_0
    Routing       SLICE_X9Y29          FDCE                                         f  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.681    18.660    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_out1
                  SLICE_X9Y29          FDCE                                         r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]/C
                                       clock pessimism              0.487    19.148    
                                       clock uncertainty           -0.082    19.066    
                  SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.629    18.437    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         18.437    
                                       arrival time                         -10.709    
  ---------------------------------------------------------------------------------
                                       slack                                  7.728    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.082    19.060    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.431    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
  ---------------------------------------------------------------------------------
                                       required time                         18.431    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 0.608ns (5.250%)  route 10.972ns (94.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.629    -0.911    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          1.095     0.641    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.152     0.793 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        9.877    10.669    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]_18
    Routing       SLICE_X9Y24          FDCE                                         f  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        1.675    18.654    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/clk_out1
                  SLICE_X9Y24          FDCE                                         r  pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
                                       clock pessimism              0.487    19.142    
                                       clock uncertainty           -0.082    19.060    
                  SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.629    18.431    pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.431    
                                       arrival time                         -10.669    
  ---------------------------------------------------------------------------------
                                       slack                                  7.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.124%)  route 0.840ns (81.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.407     0.425    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y67         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y67         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X10Y67         FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.425    
  ---------------------------------------------------------------------------------
                                       slack                                  1.125    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.905%)  route 0.853ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.420     0.438    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X12Y68         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.837    -0.836    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X12Y68         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg/C
                                       clock pessimism              0.275    -0.561    
                  SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.140    -0.701    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/ctrl_ack_ff_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.701    
                                       arrival time                           0.438    
  ---------------------------------------------------------------------------------
                                       slack                                  1.139    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.148%)  route 0.899ns (82.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.465     0.483    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X8Y67          FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.838    -0.835    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X8Y67          FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]/C
                                       clock pessimism              0.275    -0.560    
                  SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.140    -0.700    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                          0.700    
                                       arrival time                           0.483    
  ---------------------------------------------------------------------------------
                                       slack                                  1.184    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.933%)  route 0.912ns (83.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.479     0.497    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/apb_dout_ff_reg[0]_0
    Routing       SLICE_X10Y66         FDCE                                         f  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.839    -0.834    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/clk_out1
                  SLICE_X10Y66         FDCE                                         r  pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]/C
                                       clock pessimism              0.275    -0.559    
                  SLICE_X10Y66         FDCE (Remov_fdce_C_CLR)     -0.140    -0.699    pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/data_in_3_ff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.699    
                                       arrival time                           0.497    
  ---------------------------------------------------------------------------------
                                       slack                                  1.196    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.166%)  route 1.127ns (85.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.563    -0.601    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X11Y76         FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=11, routed)          0.433    -0.027    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n
    Routing       SLICE_X10Y74                                                      r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7427, routed)        0.694     0.712    pulpino_inst/peripherals_i/apb_pulpino_i/status_q_reg[0]_0
    Routing       SLICE_X54Y74         FDCE                                         f  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7756, routed)        0.818    -0.855    pulpino_inst/peripherals_i/apb_pulpino_i/clk_out1
                  SLICE_X54Y74         FDCE                                         r  pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/C
                                       clock pessimism              0.504    -0.351    
                  SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.140    -0.491    pulpino_inst/peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.491    
                                       arrival time                           0.712    
  ---------------------------------------------------------------------------------
                                       slack                                  1.203    





