# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_task
.inputs clk reset a[0] a[1] b[0] b[1] c[0] c[1] d[0] d[1]
.outputs out_1[0] out_1[1] out_1[2] out_2[0] out_2[1] out_2[2] clk_out
.names clk clk_out
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.rst
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.x[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.x[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.y[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.y[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.z[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.z[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1205.z[2]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.rst
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.x[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.x[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.y[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.y[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.z[0]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.z[1]
1 1
.names $undef my_task$func$regression_test/benchmark/verilog/syntax/task_multiple_instances.v:0$1206.z[2]
1 1
.names $undef out_1[0]
1 1
.names $undef out_1[1]
1 1
.names $undef out_1[2]
1 1
.names $undef out_2[0]
1 1
.names $undef out_2[1]
1 1
.names $undef out_2[2]
1 1
.end
