/*
* __regs_ap_u3drd_dwc_usb3.h
*
* Copyright (c) 2018 Semidrive Semiconductor.
* All rights reserved.
*
* Description: synopsys usb registers header file
*
* Revision History:
* -----------------
* 011, 3/8/2019 chenqing create this file
*/
#ifndef _AP_APB_U3DRD_DWC_USB3_REG_H
#define _AP_APB_U3DRD_DWC_USB3_REG_H
//--------------------------------------------------------------------------
// IP Ref Info     : REG_AP_APB_U3DRD_DWC_USB3
// RTL version     :
//--------------------------------------------------------------------------

//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR 0xc100
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x0<<0))
#define GSBUSCFG0_DATRDREQINFO_FIELD_OFFSET 28
#define GSBUSCFG0_DATRDREQINFO_FIELD_SIZE 4
#define GSBUSCFG0_DESRDREQINFO_FIELD_OFFSET 24
#define GSBUSCFG0_DESRDREQINFO_FIELD_SIZE 4
#define GSBUSCFG0_DATWRREQINFO_FIELD_OFFSET 20
#define GSBUSCFG0_DATWRREQINFO_FIELD_SIZE 4
#define GSBUSCFG0_DESWRREQINFO_FIELD_OFFSET 16
#define GSBUSCFG0_DESWRREQINFO_FIELD_SIZE 4
#define GSBUSCFG0_RESERVED_15_12_FIELD_OFFSET 12
#define GSBUSCFG0_RESERVED_15_12_FIELD_SIZE 4
#define GSBUSCFG0_DATBIGEND_FIELD_OFFSET 11
#define GSBUSCFG0_DATBIGEND_FIELD_SIZE 1
#define GSBUSCFG0_DESBIGEND_FIELD_OFFSET 10
#define GSBUSCFG0_DESBIGEND_FIELD_SIZE 1
#define GSBUSCFG0_RESERVED_9_8_FIELD_OFFSET 8
#define GSBUSCFG0_RESERVED_9_8_FIELD_SIZE 2
#define GSBUSCFG0_INCR256BRSTENA_FIELD_OFFSET 7
#define GSBUSCFG0_INCR256BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR128BRSTENA_FIELD_OFFSET 6
#define GSBUSCFG0_INCR128BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR64BRSTENA_FIELD_OFFSET 5
#define GSBUSCFG0_INCR64BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR32BRSTENA_FIELD_OFFSET 4
#define GSBUSCFG0_INCR32BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR16BRSTENA_FIELD_OFFSET 3
#define GSBUSCFG0_INCR16BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR8BRSTENA_FIELD_OFFSET 2
#define GSBUSCFG0_INCR8BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCR4BRSTENA_FIELD_OFFSET 1
#define GSBUSCFG0_INCR4BRSTENA_FIELD_SIZE 1
#define GSBUSCFG0_INCRBRSTENA_FIELD_OFFSET 0
#define GSBUSCFG0_INCRBRSTENA_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATRDREQINFO_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATRDREQINFO_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATRDREQINFO_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATRDREQINFO_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESRDREQINFO_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESRDREQINFO_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESRDREQINFO_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESRDREQINFO_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATWRREQINFO_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATWRREQINFO_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATWRREQINFO_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATWRREQINFO_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESWRREQINFO_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESWRREQINFO_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESWRREQINFO_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESWRREQINFO_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_15_12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_15_12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_15_12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_15_12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DATBIGEND    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_DESBIGEND    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_9_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_RESERVED_9_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR256BRSTENA    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR128BRSTENA    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR64BRSTENA    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR32BRSTENA    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR16BRSTENA    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR8BRSTENA    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCR4BRSTENA    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG0_INCRBRSTENA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x4<<0))
#define GSBUSCFG1_RESERVED_31_13_FIELD_OFFSET 13
#define GSBUSCFG1_RESERVED_31_13_FIELD_SIZE 19
#define GSBUSCFG1_EN1KPAGE_FIELD_OFFSET 12
#define GSBUSCFG1_EN1KPAGE_FIELD_SIZE 1
#define GSBUSCFG1_PIPETRANSLIMIT_FIELD_OFFSET 8
#define GSBUSCFG1_PIPETRANSLIMIT_FIELD_SIZE 4
#define GSBUSCFG1_RESERVED_7_0_FIELD_OFFSET 0
#define GSBUSCFG1_RESERVED_7_0_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_EN1KPAGE    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_PIPETRANSLIMIT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_PIPETRANSLIMIT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_PIPETRANSLIMIT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_PIPETRANSLIMIT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSBUSCFG1_RESERVED_7_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x8<<0))
#define GTXTHRCFG_RESERVED_31_FIELD_OFFSET 31
#define GTXTHRCFG_RESERVED_31_FIELD_SIZE 1
#define GTXTHRCFG_RESERVED_30_FIELD_OFFSET 30
#define GTXTHRCFG_RESERVED_30_FIELD_SIZE 1
#define GTXTHRCFG_USBTXPKTCNTSEL_FIELD_OFFSET 29
#define GTXTHRCFG_USBTXPKTCNTSEL_FIELD_SIZE 1
#define GTXTHRCFG_RESERVED_28_FIELD_OFFSET 28
#define GTXTHRCFG_RESERVED_28_FIELD_SIZE 1
#define GTXTHRCFG_USBTXPKTCNT_FIELD_OFFSET 24
#define GTXTHRCFG_USBTXPKTCNT_FIELD_SIZE 4
#define GTXTHRCFG_USBMAXTXBURSTSIZE_FIELD_OFFSET 16
#define GTXTHRCFG_USBMAXTXBURSTSIZE_FIELD_SIZE 8
#define GTXTHRCFG_RESERVED_15_FIELD_OFFSET 15
#define GTXTHRCFG_RESERVED_15_FIELD_SIZE 1
#define GTXTHRCFG_RESERVED_14_FIELD_OFFSET 14
#define GTXTHRCFG_RESERVED_14_FIELD_SIZE 1
#define GTXTHRCFG_RESERVED_13_11_FIELD_OFFSET 11
#define GTXTHRCFG_RESERVED_13_11_FIELD_SIZE 3
#define GTXTHRCFG_RESERVED_10_0_FIELD_OFFSET 0
#define GTXTHRCFG_RESERVED_10_0_FIELD_SIZE 11

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBTXPKTCNTSEL    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBTXPKTCNT_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBTXPKTCNT_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBTXPKTCNT_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBTXPKTCNT_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_USBMAXTXBURSTSIZE_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_13_11_2    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_13_11_1    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_13_11_0    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXTHRCFG_RESERVED_10_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0xc<<0))
#define GRXTHRCFG_RESERVED_31_30_FIELD_OFFSET 30
#define GRXTHRCFG_RESERVED_31_30_FIELD_SIZE 2
#define GRXTHRCFG_USBRXPKTCNTSEL_FIELD_OFFSET 29
#define GRXTHRCFG_USBRXPKTCNTSEL_FIELD_SIZE 1
#define GRXTHRCFG_RESERVED_28_FIELD_OFFSET 28
#define GRXTHRCFG_RESERVED_28_FIELD_SIZE 1
#define GRXTHRCFG_USBRXPKTCNT_FIELD_OFFSET 24
#define GRXTHRCFG_USBRXPKTCNT_FIELD_SIZE 4
#define GRXTHRCFG_USBMAXRXBURSTSIZE_FIELD_OFFSET 19
#define GRXTHRCFG_USBMAXRXBURSTSIZE_FIELD_SIZE 5
#define GRXTHRCFG_RESERVED_18_16_FIELD_OFFSET 16
#define GRXTHRCFG_RESERVED_18_16_FIELD_SIZE 3
#define GRXTHRCFG_RESERVED_15_FIELD_OFFSET 15
#define GRXTHRCFG_RESERVED_15_FIELD_SIZE 1
#define GRXTHRCFG_RESERVED_14_13_FIELD_OFFSET 13
#define GRXTHRCFG_RESERVED_14_13_FIELD_SIZE 2
#define GRXTHRCFG_RESVISOCOUTSPC_FIELD_OFFSET 0
#define GRXTHRCFG_RESVISOCOUTSPC_FIELD_SIZE 13

#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_31_30_1    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_31_30_0    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBRXPKTCNTSEL    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBRXPKTCNT_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBRXPKTCNT_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBRXPKTCNT_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBRXPKTCNT_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBMAXRXBURSTSIZE_4    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBMAXRXBURSTSIZE_3    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBMAXRXBURSTSIZE_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBMAXRXBURSTSIZE_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_USBMAXRXBURSTSIZE_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_18_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_18_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_18_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_14_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESERVED_14_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXTHRCFG_RESVISOCOUTSPC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GCTL
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x10<<0))
#define GCTL_PWRDNSCALE_FIELD_OFFSET 19
#define GCTL_PWRDNSCALE_FIELD_SIZE 13
#define GCTL_MASTERFILTBYPASS_FIELD_OFFSET 18
#define GCTL_MASTERFILTBYPASS_FIELD_SIZE 1
#define GCTL_BYPSSETADDR_FIELD_OFFSET 17
#define GCTL_BYPSSETADDR_FIELD_SIZE 1
#define GCTL_U2RSTECN_FIELD_OFFSET 16
#define GCTL_U2RSTECN_FIELD_SIZE 1
#define GCTL_FRMSCLDWN_FIELD_OFFSET 14
#define GCTL_FRMSCLDWN_FIELD_SIZE 2
#define GCTL_PRTCAPDIR_FIELD_OFFSET 12
#define GCTL_PRTCAPDIR_FIELD_SIZE 2
#define GCTL_CORESOFTRESET_FIELD_OFFSET 11
#define GCTL_CORESOFTRESET_FIELD_SIZE 1
#define GCTL_SOFITPSYNC_FIELD_OFFSET 10
#define GCTL_SOFITPSYNC_FIELD_SIZE 1
#define GCTL_U1U2TIMERSCALE_FIELD_OFFSET 9
#define GCTL_U1U2TIMERSCALE_FIELD_SIZE 1
#define GCTL_DEBUGATTACH_FIELD_OFFSET 8
#define GCTL_DEBUGATTACH_FIELD_SIZE 1
#define GCTL_RAMCLKSEL_FIELD_OFFSET 6
#define GCTL_RAMCLKSEL_FIELD_SIZE 2
#define GCTL_SCALEDOWN_FIELD_OFFSET 4
#define GCTL_SCALEDOWN_FIELD_SIZE 2
#define GCTL_DISSCRAMBLE_FIELD_OFFSET 3
#define GCTL_DISSCRAMBLE_FIELD_SIZE 1
#define GCTL_U2EXIT_LFPS_FIELD_OFFSET 2
#define GCTL_U2EXIT_LFPS_FIELD_SIZE 1
#define GCTL_GBLHIBERNATIONEN_FIELD_OFFSET 1
#define GCTL_GBLHIBERNATIONEN_FIELD_SIZE 1
#define GCTL_DSBLCLKGTNG_FIELD_OFFSET 0
#define GCTL_DSBLCLKGTNG_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_12    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_11    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_10    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_9    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_8    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_7    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_6    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_5    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_4    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_3    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PWRDNSCALE_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_MASTERFILTBYPASS    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_BYPSSETADDR    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_U2RSTECN    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_FRMSCLDWN_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_FRMSCLDWN_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PRTCAPDIR_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_PRTCAPDIR_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_CORESOFTRESET    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_SOFITPSYNC    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_U1U2TIMERSCALE    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_DEBUGATTACH    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_RAMCLKSEL_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_RAMCLKSEL_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_SCALEDOWN_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_SCALEDOWN_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_DISSCRAMBLE    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_U2EXIT_LFPS    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_GBLHIBERNATIONEN    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GCTL_DSBLCLKGTNG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPMSTS
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPMSTS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x14<<0))
#define GPMSTS_PORTSEL_FIELD_OFFSET 28
#define GPMSTS_PORTSEL_FIELD_SIZE 4
#define GPMSTS_RESERVED_27_17_FIELD_OFFSET 17
#define GPMSTS_RESERVED_27_17_FIELD_SIZE 11
#define GPMSTS_U3WAKEUP_FIELD_OFFSET 12
#define GPMSTS_U3WAKEUP_FIELD_SIZE 5
#define GPMSTS_RESERVED_10_11_FIELD_OFFSET 10
#define GPMSTS_RESERVED_10_11_FIELD_SIZE 2
#define GPMSTS_U2WAKEUP_FIELD_OFFSET 0
#define GPMSTS_U2WAKEUP_FIELD_SIZE 10

#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_PORTSEL_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_PORTSEL_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_PORTSEL_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_PORTSEL_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_10    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_9    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_8    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_7    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_27_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U3WAKEUP_4    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U3WAKEUP_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U3WAKEUP_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U3WAKEUP_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U3WAKEUP_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_10_11_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_RESERVED_10_11_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPMSTS_U2WAKEUP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GSTS
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GSTS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x18<<0))
#define GSTS_CBELT_FIELD_OFFSET 20
#define GSTS_CBELT_FIELD_SIZE 12
#define GSTS_RESERVED_19_12_FIELD_OFFSET 12
#define GSTS_RESERVED_19_12_FIELD_SIZE 8
#define GSTS_SSIC_IP_FIELD_OFFSET 11
#define GSTS_SSIC_IP_FIELD_SIZE 1
#define GSTS_OTG_IP_FIELD_OFFSET 10
#define GSTS_OTG_IP_FIELD_SIZE 1
#define GSTS_BC_IP_FIELD_OFFSET 9
#define GSTS_BC_IP_FIELD_SIZE 1
#define GSTS_ADP_IP_FIELD_OFFSET 8
#define GSTS_ADP_IP_FIELD_SIZE 1
#define GSTS_HOST_IP_FIELD_OFFSET 7
#define GSTS_HOST_IP_FIELD_SIZE 1
#define GSTS_DEVICE_IP_FIELD_OFFSET 6
#define GSTS_DEVICE_IP_FIELD_SIZE 1
#define GSTS_CSRTIMEOUT_FIELD_OFFSET 5
#define GSTS_CSRTIMEOUT_FIELD_SIZE 1
#define GSTS_BUSERRADDRVLD_FIELD_OFFSET 4
#define GSTS_BUSERRADDRVLD_FIELD_SIZE 1
#define GSTS_RESERVED_3_2_FIELD_OFFSET 2
#define GSTS_RESERVED_3_2_FIELD_SIZE 2
#define GSTS_CURMOD_FIELD_OFFSET 0
#define GSTS_CURMOD_FIELD_SIZE 2

#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_11    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_10    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_9    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_8    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_7    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_6    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_5    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_4    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CBELT_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_7    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_6    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_5    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_4    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_19_12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_SSIC_IP    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_OTG_IP    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_BC_IP    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_ADP_IP    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_HOST_IP    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_DEVICE_IP    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CSRTIMEOUT    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_BUSERRADDRVLD    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_3_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_RESERVED_3_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CURMOD_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSTS_CURMOD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUCTL1
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUCTL1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x1c<<0))
#define GUCTL1_DEV_DECOUPLE_L1L2_EVT_FIELD_OFFSET 31
#define GUCTL1_DEV_DECOUPLE_L1L2_EVT_FIELD_SIZE 1
#define GUCTL1_DS_RXDET_MAX_TOUT_CTRL_FIELD_OFFSET 30
#define GUCTL1_DS_RXDET_MAX_TOUT_CTRL_FIELD_SIZE 1
#define GUCTL1_FILTER_SE0_FSLS_EOP_FIELD_OFFSET 29
#define GUCTL1_FILTER_SE0_FSLS_EOP_FIELD_SIZE 1
#define GUCTL1_TX_IPGAP_LINECHECK_DIS_FIELD_OFFSET 28
#define GUCTL1_TX_IPGAP_LINECHECK_DIS_FIELD_SIZE 1
#define GUCTL1_DEV_TRB_OUT_SPR_IND_FIELD_OFFSET 27
#define GUCTL1_DEV_TRB_OUT_SPR_IND_FIELD_SIZE 1
#define GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_FIELD_OFFSET 26
#define GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_FIELD_SIZE 1
#define GUCTL1_P3_IN_U2_FIELD_OFFSET 25
#define GUCTL1_P3_IN_U2_FIELD_SIZE 1
#define GUCTL1_DEV_L1_EXIT_BY_HW_FIELD_OFFSET 24
#define GUCTL1_DEV_L1_EXIT_BY_HW_FIELD_SIZE 1
#define GUCTL1_IP_GAP_ADD_ON_FIELD_OFFSET 21
#define GUCTL1_IP_GAP_ADD_ON_FIELD_SIZE 3
#define GUCTL1_DEV_LSP_TAIL_LOCK_DIS_FIELD_OFFSET 20
#define GUCTL1_DEV_LSP_TAIL_LOCK_DIS_FIELD_SIZE 1
#define GUCTL1_NAK_PER_ENH_FS_FIELD_OFFSET 19
#define GUCTL1_NAK_PER_ENH_FS_FIELD_SIZE 1
#define GUCTL1_NAK_PER_ENH_HS_FIELD_OFFSET 18
#define GUCTL1_NAK_PER_ENH_HS_FIELD_SIZE 1
#define GUCTL1_PARKMODE_DISABLE_SS_FIELD_OFFSET 17
#define GUCTL1_PARKMODE_DISABLE_SS_FIELD_SIZE 1
#define GUCTL1_PARKMODE_DISABLE_HS_FIELD_OFFSET 16
#define GUCTL1_PARKMODE_DISABLE_HS_FIELD_SIZE 1
#define GUCTL1_PARKMODE_DISABLE_FSLS_FIELD_OFFSET 15
#define GUCTL1_PARKMODE_DISABLE_FSLS_FIELD_SIZE 1
#define GUCTL1_RESERVED_14_13_FIELD_OFFSET 13
#define GUCTL1_RESERVED_14_13_FIELD_SIZE 2
#define GUCTL1_DISUSB2REFCLKGTNG_FIELD_OFFSET 12
#define GUCTL1_DISUSB2REFCLKGTNG_FIELD_SIZE 1
#define GUCTL1_DISREFCLKGTNG_FIELD_OFFSET 11
#define GUCTL1_DISREFCLKGTNG_FIELD_SIZE 1
#define GUCTL1_RESUME_OPMODE_HS_HOST_FIELD_OFFSET 10
#define GUCTL1_RESUME_OPMODE_HS_HOST_FIELD_SIZE 1
#define GUCTL1_DEV_HS_NYET_BULK_SPR_FIELD_OFFSET 9
#define GUCTL1_DEV_HS_NYET_BULK_SPR_FIELD_SIZE 1
#define GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_FIELD_OFFSET 8
#define GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_FIELD_SIZE 1
#define GUCTL1_L1_SUSP_THRLD_FOR_HOST_FIELD_OFFSET 4
#define GUCTL1_L1_SUSP_THRLD_FOR_HOST_FIELD_SIZE 4
#define GUCTL1_HC_ERRATA_ENABLE_FIELD_OFFSET 3
#define GUCTL1_HC_ERRATA_ENABLE_FIELD_SIZE 1
#define GUCTL1_HC_PARCHK_DISABLE_FIELD_OFFSET 2
#define GUCTL1_HC_PARCHK_DISABLE_FIELD_SIZE 1
#define GUCTL1_OVRLD_L1_SUSP_COM_FIELD_OFFSET 1
#define GUCTL1_OVRLD_L1_SUSP_COM_FIELD_SIZE 1
#define GUCTL1_LOA_FILTER_EN_FIELD_OFFSET 0
#define GUCTL1_LOA_FILTER_EN_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_DECOUPLE_L1L2_EVT    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DS_RXDET_MAX_TOUT_CTRL    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_FILTER_SE0_FSLS_EOP    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_TX_IPGAP_LINECHECK_DIS    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_TRB_OUT_SPR_IND    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_P3_IN_U2    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_L1_EXIT_BY_HW    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_IP_GAP_ADD_ON_2    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_IP_GAP_ADD_ON_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_IP_GAP_ADD_ON_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_LSP_TAIL_LOCK_DIS    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_NAK_PER_ENH_FS    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_NAK_PER_ENH_HS    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_PARKMODE_DISABLE_SS    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_PARKMODE_DISABLE_HS    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_PARKMODE_DISABLE_FSLS    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_RESERVED_14_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_RESERVED_14_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DISUSB2REFCLKGTNG    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DISREFCLKGTNG    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_RESUME_OPMODE_HS_HOST    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_DEV_HS_NYET_BULK_SPR    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_L1_SUSP_THRLD_FOR_HOST_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_L1_SUSP_THRLD_FOR_HOST_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_L1_SUSP_THRLD_FOR_HOST_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_L1_SUSP_THRLD_FOR_HOST_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_HC_ERRATA_ENABLE    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_HC_PARCHK_DISABLE    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_OVRLD_L1_SUSP_COM    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL1_LOA_FILTER_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GSNPSID
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GSNPSID (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x20<<0))
#define GSNPSID_SYNOPSYSID_FIELD_OFFSET 0
#define GSNPSID_SYNOPSYSID_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GSNPSID_SYNOPSYSID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GGPIO
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GGPIO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x24<<0))
#define GGPIO_GPO_FIELD_OFFSET 16
#define GGPIO_GPO_FIELD_SIZE 16
#define GGPIO_GPI_FIELD_OFFSET 0
#define GGPIO_GPI_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPO_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GGPIO_GPI_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUID
// Register Offset : 0x28
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUID (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x28<<0))
#define GUID_USERID_FIELD_OFFSET 0
#define GUID_USERID_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUID_USERID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUCTL
// Register Offset : 0x2c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x2c<<0))
#define GUCTL_REFCLKPER_FIELD_OFFSET 22
#define GUCTL_REFCLKPER_FIELD_SIZE 10
#define GUCTL_NOEXTRDL_FIELD_OFFSET 21
#define GUCTL_NOEXTRDL_FIELD_SIZE 1
#define GUCTL_RESERVED_20_18_FIELD_OFFSET 18
#define GUCTL_RESERVED_20_18_FIELD_SIZE 3
#define GUCTL_SPRSCTRLTRANSEN_FIELD_OFFSET 17
#define GUCTL_SPRSCTRLTRANSEN_FIELD_SIZE 1
#define GUCTL_RESBWHSEPS_FIELD_OFFSET 16
#define GUCTL_RESBWHSEPS_FIELD_SIZE 1
#define GUCTL_RESERVED_15_FIELD_OFFSET 15
#define GUCTL_RESERVED_15_FIELD_SIZE 1
#define GUCTL_USBHSTINAUTORETRYEN_FIELD_OFFSET 14
#define GUCTL_USBHSTINAUTORETRYEN_FIELD_SIZE 1
#define GUCTL_ENOVERLAPCHK_FIELD_OFFSET 13
#define GUCTL_ENOVERLAPCHK_FIELD_SIZE 1
#define GUCTL_EXTCAPSUPPTEN_FIELD_OFFSET 12
#define GUCTL_EXTCAPSUPPTEN_FIELD_SIZE 1
#define GUCTL_INSRTEXTRFSBODI_FIELD_OFFSET 11
#define GUCTL_INSRTEXTRFSBODI_FIELD_SIZE 1
#define GUCTL_DTCT_FIELD_OFFSET 9
#define GUCTL_DTCT_FIELD_SIZE 2
#define GUCTL_DTFT_FIELD_OFFSET 0
#define GUCTL_DTFT_FIELD_SIZE 9

#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_9    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_8    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_7    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_6    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_5    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_4    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_3    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_2    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_1    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_REFCLKPER_0    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_NOEXTRDL    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_RESERVED_20_18_2    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_RESERVED_20_18_1    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_RESERVED_20_18_0    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_SPRSCTRLTRANSEN    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_RESBWHSEPS    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_USBHSTINAUTORETRYEN    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_ENOVERLAPCHK    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_EXTCAPSUPPTEN    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_INSRTEXTRFSBODI    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTCT_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTCT_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL_DTFT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO
// Register Offset : 0x30
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x30<<0))
#define GBUSERRADDRLO_BUSERRADDR_FIELD_OFFSET 0
#define GBUSERRADDRLO_BUSERRADDR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRLO_BUSERRADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI
// Register Offset : 0x34
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x34<<0))
#define GBUSERRADDRHI_BUSERRADDR_FIELD_OFFSET 0
#define GBUSERRADDRHI_BUSERRADDR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GBUSERRADDRHI_BUSERRADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO
// Register Offset : 0x38
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x38<<0))
#define GPRTBIMAPLO_BINUM8_FIELD_OFFSET 28
#define GPRTBIMAPLO_BINUM8_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM7_FIELD_OFFSET 24
#define GPRTBIMAPLO_BINUM7_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM6_FIELD_OFFSET 20
#define GPRTBIMAPLO_BINUM6_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM5_FIELD_OFFSET 16
#define GPRTBIMAPLO_BINUM5_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM4_FIELD_OFFSET 12
#define GPRTBIMAPLO_BINUM4_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM3_FIELD_OFFSET 8
#define GPRTBIMAPLO_BINUM3_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM2_FIELD_OFFSET 4
#define GPRTBIMAPLO_BINUM2_FIELD_SIZE 4
#define GPRTBIMAPLO_BINUM1_FIELD_OFFSET 0
#define GPRTBIMAPLO_BINUM1_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM8_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM8_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM8_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM8_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM7_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM7_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM7_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM7_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM6_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM6_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM6_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM6_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM5_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM5_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM5_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM5_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM4_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM4_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM4_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM4_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM3_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM3_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM3_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM3_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM2_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM2_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM2_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM2_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM1_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM1_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM1_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPLO_BINUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI
// Register Offset : 0x3c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x3c<<0))
#define GPRTBIMAPHI_RESERVED_31_28_FIELD_OFFSET 28
#define GPRTBIMAPHI_RESERVED_31_28_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM15_FIELD_OFFSET 24
#define GPRTBIMAPHI_BINUM15_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM14_FIELD_OFFSET 20
#define GPRTBIMAPHI_BINUM14_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM13_FIELD_OFFSET 16
#define GPRTBIMAPHI_BINUM13_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM12_FIELD_OFFSET 12
#define GPRTBIMAPHI_BINUM12_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM11_FIELD_OFFSET 8
#define GPRTBIMAPHI_BINUM11_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM10_FIELD_OFFSET 4
#define GPRTBIMAPHI_BINUM10_FIELD_SIZE 4
#define GPRTBIMAPHI_BINUM9_FIELD_OFFSET 0
#define GPRTBIMAPHI_BINUM9_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_RESERVED_31_28_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_RESERVED_31_28_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_RESERVED_31_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_RESERVED_31_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM15_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM15_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM15_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM15_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM14_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM14_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM14_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM14_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM13_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM13_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM13_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM13_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM11_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM11_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM11_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM11_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM10_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM10_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM10_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM10_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM9_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM9_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM9_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAPHI_BINUM9_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0
// Register Offset : 0x40
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x40<<0))
#define GHWPARAMS0_GHWPARAMS0_31_24_FIELD_OFFSET 24
#define GHWPARAMS0_GHWPARAMS0_31_24_FIELD_SIZE 8
#define GHWPARAMS0_GHWPARAMS0_23_16_FIELD_OFFSET 16
#define GHWPARAMS0_GHWPARAMS0_23_16_FIELD_SIZE 8
#define GHWPARAMS0_GHWPARAMS0_15_8_FIELD_OFFSET 8
#define GHWPARAMS0_GHWPARAMS0_15_8_FIELD_SIZE 8
#define GHWPARAMS0_GHWPARAMS0_7_6_FIELD_OFFSET 6
#define GHWPARAMS0_GHWPARAMS0_7_6_FIELD_SIZE 2
#define GHWPARAMS0_GHWPARAMS0_5_3_FIELD_OFFSET 3
#define GHWPARAMS0_GHWPARAMS0_5_3_FIELD_SIZE 3
#define GHWPARAMS0_GHWPARAMS0_2_0_FIELD_OFFSET 0
#define GHWPARAMS0_GHWPARAMS0_2_0_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_31_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_23_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_15_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_7_6_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_7_6_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_5_3_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_5_3_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_5_3_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_2_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_2_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS0_GHWPARAMS0_2_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1
// Register Offset : 0x44
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x44<<0))
#define GHWPARAMS1_GHWPARAMS1_31_FIELD_OFFSET 31
#define GHWPARAMS1_GHWPARAMS1_31_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_30_FIELD_OFFSET 30
#define GHWPARAMS1_GHWPARAMS1_30_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_29_FIELD_OFFSET 29
#define GHWPARAMS1_GHWPARAMS1_29_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_28_FIELD_OFFSET 28
#define GHWPARAMS1_GHWPARAMS1_28_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_27_FIELD_OFFSET 27
#define GHWPARAMS1_GHWPARAMS1_27_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_26_FIELD_OFFSET 26
#define GHWPARAMS1_GHWPARAMS1_26_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_25_24_FIELD_OFFSET 24
#define GHWPARAMS1_GHWPARAMS1_25_24_FIELD_SIZE 2
#define GHWPARAMS1_GHWPARAMS1_23_FIELD_OFFSET 23
#define GHWPARAMS1_GHWPARAMS1_23_FIELD_SIZE 1
#define GHWPARAMS1_GHWPARAMS1_22_21_FIELD_OFFSET 21
#define GHWPARAMS1_GHWPARAMS1_22_21_FIELD_SIZE 2
#define GHWPARAMS1_GHWPARAMS1_20_15_FIELD_OFFSET 15
#define GHWPARAMS1_GHWPARAMS1_20_15_FIELD_SIZE 6
#define GHWPARAMS1_GHWPARAMS1_14_12_FIELD_OFFSET 12
#define GHWPARAMS1_GHWPARAMS1_14_12_FIELD_SIZE 3
#define GHWPARAMS1_GHWPARAMS1_11_9_FIELD_OFFSET 9
#define GHWPARAMS1_GHWPARAMS1_11_9_FIELD_SIZE 3
#define GHWPARAMS1_GHWPARAMS1_8_6_FIELD_OFFSET 6
#define GHWPARAMS1_GHWPARAMS1_8_6_FIELD_SIZE 3
#define GHWPARAMS1_GHWPARAMS1_5_3_FIELD_OFFSET 3
#define GHWPARAMS1_GHWPARAMS1_5_3_FIELD_SIZE 3
#define GHWPARAMS1_GHWPARAMS1_2_0_FIELD_OFFSET 0
#define GHWPARAMS1_GHWPARAMS1_2_0_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_25_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_25_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_22_21_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_22_21_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_5    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_4    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_3    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_2    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_1    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_20_15_0    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_14_12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_14_12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_14_12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_11_9_2    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_11_9_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_11_9_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_8_6_2    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_8_6_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_8_6_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_5_3_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_5_3_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_5_3_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_2_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_2_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS1_GHWPARAMS1_2_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2
// Register Offset : 0x48
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x48<<0))
#define GHWPARAMS2_GHWPARAMS2_31_0_FIELD_OFFSET 0
#define GHWPARAMS2_GHWPARAMS2_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS2_GHWPARAMS2_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3
// Register Offset : 0x4c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x4c<<0))
#define GHWPARAMS3_GHWPARAMS3_31_FIELD_OFFSET 31
#define GHWPARAMS3_GHWPARAMS3_31_FIELD_SIZE 1
#define GHWPARAMS3_GHWPARAMS3_30_23_FIELD_OFFSET 23
#define GHWPARAMS3_GHWPARAMS3_30_23_FIELD_SIZE 8
#define GHWPARAMS3_GHWPARAMS3_22_18_FIELD_OFFSET 18
#define GHWPARAMS3_GHWPARAMS3_22_18_FIELD_SIZE 5
#define GHWPARAMS3_GHWPARAMS3_17_12_FIELD_OFFSET 12
#define GHWPARAMS3_GHWPARAMS3_17_12_FIELD_SIZE 6
#define GHWPARAMS3_GHWPARAMS3_11_FIELD_OFFSET 11
#define GHWPARAMS3_GHWPARAMS3_11_FIELD_SIZE 1
#define GHWPARAMS3_GHWPARAMS3_10_FIELD_OFFSET 10
#define GHWPARAMS3_GHWPARAMS3_10_FIELD_SIZE 1
#define GHWPARAMS3_GHWPARAMS3_9_8_FIELD_OFFSET 8
#define GHWPARAMS3_GHWPARAMS3_9_8_FIELD_SIZE 2
#define GHWPARAMS3_GHWPARAMS3_7_6_FIELD_OFFSET 6
#define GHWPARAMS3_GHWPARAMS3_7_6_FIELD_SIZE 2
#define GHWPARAMS3_GHWPARAMS3_5_4_FIELD_OFFSET 4
#define GHWPARAMS3_GHWPARAMS3_5_4_FIELD_SIZE 2
#define GHWPARAMS3_GHWPARAMS3_3_2_FIELD_OFFSET 2
#define GHWPARAMS3_GHWPARAMS3_3_2_FIELD_SIZE 2
#define GHWPARAMS3_GHWPARAMS3_1_0_FIELD_OFFSET 0
#define GHWPARAMS3_GHWPARAMS3_1_0_FIELD_SIZE 2

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_7    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_6    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_5    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_4    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_3    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_2    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_1    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_30_23_0    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_22_18_4    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_22_18_3    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_22_18_2    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_22_18_1    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_22_18_0    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_5    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_4    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_17_12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_9_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_9_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_7_6_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_7_6_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_5_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_5_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_3_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_3_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_1_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS3_GHWPARAMS3_1_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4
// Register Offset : 0x50
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x50<<0))
#define GHWPARAMS4_GHWPARAMS4_31_28_FIELD_OFFSET 28
#define GHWPARAMS4_GHWPARAMS4_31_28_FIELD_SIZE 4
#define GHWPARAMS4_GHWPARAMS4_27_24_FIELD_OFFSET 24
#define GHWPARAMS4_GHWPARAMS4_27_24_FIELD_SIZE 4
#define GHWPARAMS4_GHWPARAMS4_23_FIELD_OFFSET 23
#define GHWPARAMS4_GHWPARAMS4_23_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_22_FIELD_OFFSET 22
#define GHWPARAMS4_GHWPARAMS4_22_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_21_FIELD_OFFSET 21
#define GHWPARAMS4_GHWPARAMS4_21_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_20_17_FIELD_OFFSET 17
#define GHWPARAMS4_GHWPARAMS4_20_17_FIELD_SIZE 4
#define GHWPARAMS4_GHWPARAMS4_16_13_FIELD_OFFSET 13
#define GHWPARAMS4_GHWPARAMS4_16_13_FIELD_SIZE 4
#define GHWPARAMS4_GHWPARAMS4_12_FIELD_OFFSET 12
#define GHWPARAMS4_GHWPARAMS4_12_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_11_FIELD_OFFSET 11
#define GHWPARAMS4_GHWPARAMS4_11_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_10_9_FIELD_OFFSET 9
#define GHWPARAMS4_GHWPARAMS4_10_9_FIELD_SIZE 2
#define GHWPARAMS4_GHWPARAMS4_8_7_FIELD_OFFSET 7
#define GHWPARAMS4_GHWPARAMS4_8_7_FIELD_SIZE 2
#define GHWPARAMS4_GHWPARAMS4_6_FIELD_OFFSET 6
#define GHWPARAMS4_GHWPARAMS4_6_FIELD_SIZE 1
#define GHWPARAMS4_GHWPARAMS4_5_0_FIELD_OFFSET 0
#define GHWPARAMS4_GHWPARAMS4_5_0_FIELD_SIZE 6

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_31_28_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_31_28_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_31_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_31_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_27_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_27_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_27_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_27_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_20_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_20_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_20_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_20_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_16_13_3    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_16_13_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_16_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_16_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_10_9_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_10_9_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_8_7_1    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_8_7_0    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS4_GHWPARAMS4_5_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5
// Register Offset : 0x54
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x54<<0))
#define GHWPARAMS5_GHWPARAMS5_31_28_FIELD_OFFSET 28
#define GHWPARAMS5_GHWPARAMS5_31_28_FIELD_SIZE 4
#define GHWPARAMS5_GHWPARAMS5_27_22_FIELD_OFFSET 22
#define GHWPARAMS5_GHWPARAMS5_27_22_FIELD_SIZE 6
#define GHWPARAMS5_GHWPARAMS5_21_16_FIELD_OFFSET 16
#define GHWPARAMS5_GHWPARAMS5_21_16_FIELD_SIZE 6
#define GHWPARAMS5_GHWPARAMS5_15_10_FIELD_OFFSET 10
#define GHWPARAMS5_GHWPARAMS5_15_10_FIELD_SIZE 6
#define GHWPARAMS5_GHWPARAMS5_9_4_FIELD_OFFSET 4
#define GHWPARAMS5_GHWPARAMS5_9_4_FIELD_SIZE 6
#define GHWPARAMS5_GHWPARAMS5_3_0_FIELD_OFFSET 0
#define GHWPARAMS5_GHWPARAMS5_3_0_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_31_28_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_31_28_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_31_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_31_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_5    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_4    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_3    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_2    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_1    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_27_22_0    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_21_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_5    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_4    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_15_10_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_9_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_3_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_3_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_3_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS5_GHWPARAMS5_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6
// Register Offset : 0x58
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x58<<0))
#define GHWPARAMS6_GHWPARAMS6_31_16_FIELD_OFFSET 16
#define GHWPARAMS6_GHWPARAMS6_31_16_FIELD_SIZE 16
#define GHWPARAMS6_BUSFLTRSSUPPORT_FIELD_OFFSET 15
#define GHWPARAMS6_BUSFLTRSSUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_BCSUPPORT_FIELD_OFFSET 14
#define GHWPARAMS6_BCSUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_OTG_SS_SUPPORT_FIELD_OFFSET 13
#define GHWPARAMS6_OTG_SS_SUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_ADPSUPPORT_FIELD_OFFSET 12
#define GHWPARAMS6_ADPSUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_HNPSUPPORT_FIELD_OFFSET 11
#define GHWPARAMS6_HNPSUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_SRPSUPPORT_FIELD_OFFSET 10
#define GHWPARAMS6_SRPSUPPORT_FIELD_SIZE 1
#define GHWPARAMS6_GHWPARAMS6_9_8_FIELD_OFFSET 8
#define GHWPARAMS6_GHWPARAMS6_9_8_FIELD_SIZE 2
#define GHWPARAMS6_GHWPARAMS6_7_FIELD_OFFSET 7
#define GHWPARAMS6_GHWPARAMS6_7_FIELD_SIZE 1
#define GHWPARAMS6_GHWPARAMS6_6_FIELD_OFFSET 6
#define GHWPARAMS6_GHWPARAMS6_6_FIELD_SIZE 1
#define GHWPARAMS6_GHWPARAMS6_5_0_FIELD_OFFSET 0
#define GHWPARAMS6_GHWPARAMS6_5_0_FIELD_SIZE 6

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_BUSFLTRSSUPPORT    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_BCSUPPORT    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_OTG_SS_SUPPORT    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_ADPSUPPORT    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_HNPSUPPORT    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_SRPSUPPORT    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_9_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_9_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS6_GHWPARAMS6_5_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7
// Register Offset : 0x5c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x5c<<0))
#define GHWPARAMS7_GHWPARAMS7_31_16_FIELD_OFFSET 16
#define GHWPARAMS7_GHWPARAMS7_31_16_FIELD_SIZE 16
#define GHWPARAMS7_GHWPARAMS7_15_0_FIELD_OFFSET 0
#define GHWPARAMS7_GHWPARAMS7_15_0_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS7_GHWPARAMS7_15_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE
// Register Offset : 0x60
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x60<<0))
#define GDBGFIFOSPACE_SPACE_AVAILABLE_FIELD_OFFSET 16
#define GDBGFIFOSPACE_SPACE_AVAILABLE_FIELD_SIZE 16
#define GDBGFIFOSPACE_RESERVED_15_9_FIELD_OFFSET 9
#define GDBGFIFOSPACE_RESERVED_15_9_FIELD_SIZE 7
#define GDBGFIFOSPACE_FIFO_QUEUE_SELECT_FIELD_OFFSET 0
#define GDBGFIFOSPACE_FIFO_QUEUE_SELECT_FIELD_SIZE 9

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_SPACE_AVAILABLE_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGFIFOSPACE_FIFO_QUEUE_SELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM
// Register Offset : 0x64
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x64<<0))
#define GDBGLTSSM_RESERVED_31_31_FIELD_OFFSET 31
#define GDBGLTSSM_RESERVED_31_31_FIELD_SIZE 1
#define GDBGLTSSM_RXELECIDLE_FIELD_OFFSET 30
#define GDBGLTSSM_RXELECIDLE_FIELD_SIZE 1
#define GDBGLTSSM_X3_XS_SWAPPING_FIELD_OFFSET 29
#define GDBGLTSSM_X3_XS_SWAPPING_FIELD_SIZE 1
#define GDBGLTSSM_X3_DS_HOST_SHUTDOWN_FIELD_OFFSET 28
#define GDBGLTSSM_X3_DS_HOST_SHUTDOWN_FIELD_SIZE 1
#define GDBGLTSSM_PRTDIRECTION_FIELD_OFFSET 27
#define GDBGLTSSM_PRTDIRECTION_FIELD_SIZE 1
#define GDBGLTSSM_LTDBTIMEOUT_FIELD_OFFSET 26
#define GDBGLTSSM_LTDBTIMEOUT_FIELD_SIZE 1
#define GDBGLTSSM_LTDBLINKSTATE_FIELD_OFFSET 22
#define GDBGLTSSM_LTDBLINKSTATE_FIELD_SIZE 4
#define GDBGLTSSM_LTDBSUBSTATE_FIELD_OFFSET 18
#define GDBGLTSSM_LTDBSUBSTATE_FIELD_SIZE 4
#define GDBGLTSSM_ELASTICBUFFERMODE_FIELD_OFFSET 17
#define GDBGLTSSM_ELASTICBUFFERMODE_FIELD_SIZE 1
#define GDBGLTSSM_TXELECLDLE_FIELD_OFFSET 16
#define GDBGLTSSM_TXELECLDLE_FIELD_SIZE 1
#define GDBGLTSSM_RXPOLARITY_FIELD_OFFSET 15
#define GDBGLTSSM_RXPOLARITY_FIELD_SIZE 1
#define GDBGLTSSM_TXDETRXLOOPBACK_FIELD_OFFSET 14
#define GDBGLTSSM_TXDETRXLOOPBACK_FIELD_SIZE 1
#define GDBGLTSSM_LTDBPHYCMDSTATE_FIELD_OFFSET 11
#define GDBGLTSSM_LTDBPHYCMDSTATE_FIELD_SIZE 3
#define GDBGLTSSM_POWERDOWN_FIELD_OFFSET 9
#define GDBGLTSSM_POWERDOWN_FIELD_SIZE 2
#define GDBGLTSSM_RXEQTRAIN_FIELD_OFFSET 8
#define GDBGLTSSM_RXEQTRAIN_FIELD_SIZE 1
#define GDBGLTSSM_TXDEEMPHASIS_FIELD_OFFSET 6
#define GDBGLTSSM_TXDEEMPHASIS_FIELD_SIZE 2
#define GDBGLTSSM_LTDBCLKSTATE_FIELD_OFFSET 3
#define GDBGLTSSM_LTDBCLKSTATE_FIELD_SIZE 3
#define GDBGLTSSM_TXSWING_FIELD_OFFSET 2
#define GDBGLTSSM_TXSWING_FIELD_SIZE 1
#define GDBGLTSSM_RXTERMINATION_FIELD_OFFSET 1
#define GDBGLTSSM_RXTERMINATION_FIELD_SIZE 1
#define GDBGLTSSM_TXONESZEROS_FIELD_OFFSET 0
#define GDBGLTSSM_TXONESZEROS_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_RESERVED_31_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_RXELECIDLE    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_X3_XS_SWAPPING    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_X3_DS_HOST_SHUTDOWN    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_PRTDIRECTION    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBTIMEOUT    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBLINKSTATE_3    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBLINKSTATE_2    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBLINKSTATE_1    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBLINKSTATE_0    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBSUBSTATE_3    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBSUBSTATE_2    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBSUBSTATE_1    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBSUBSTATE_0    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_ELASTICBUFFERMODE    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXELECLDLE    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_RXPOLARITY    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXDETRXLOOPBACK    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBPHYCMDSTATE_2    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBPHYCMDSTATE_1    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBPHYCMDSTATE_0    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_POWERDOWN_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_POWERDOWN_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_RXEQTRAIN    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXDEEMPHASIS_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXDEEMPHASIS_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBCLKSTATE_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBCLKSTATE_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_LTDBCLKSTATE_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXSWING    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_RXTERMINATION    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLTSSM_TXONESZEROS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC
// Register Offset : 0x68
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x68<<0))
#define GDBGLNMCC_RESERVED_31_9_FIELD_OFFSET 9
#define GDBGLNMCC_RESERVED_31_9_FIELD_SIZE 23
#define GDBGLNMCC_LNMCC_BERC_FIELD_OFFSET 0
#define GDBGLNMCC_LNMCC_BERC_FIELD_SIZE 9

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_22    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_21    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_20    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_19    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_18    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_17    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_16    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_15    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_14    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_13    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_12    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_11    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_10    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_9    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_8    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_7    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_6    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_5    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_4    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_3    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_2    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_1    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_RESERVED_31_9_0    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLNMCC_LNMCC_BERC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGBMU
// Register Offset : 0x6c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGBMU (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x6c<<0))
#define GDBGBMU_BMU_BCU_FIELD_OFFSET 8
#define GDBGBMU_BMU_BCU_FIELD_SIZE 24
#define GDBGBMU_BMU_DCU_FIELD_OFFSET 4
#define GDBGBMU_BMU_DCU_FIELD_SIZE 4
#define GDBGBMU_BMU_CCU_FIELD_OFFSET 0
#define GDBGBMU_BMU_CCU_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_23    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_22    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_21    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_20    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_19    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_18    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_17    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_16    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_15    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_14    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_13    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_12    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_11    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_BCU_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_DCU_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_DCU_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_DCU_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_DCU_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_CCU_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_CCU_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_CCU_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGBMU_BMU_CCU_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST
// Register Offset : 0x70
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x70<<0))
#define GDBGLSPMUX_HST_RESERVED_31_24_FIELD_OFFSET 24
#define GDBGLSPMUX_HST_RESERVED_31_24_FIELD_SIZE 8
#define GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_FIELD_OFFSET 16
#define GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_FIELD_SIZE 8
#define GDBGLSPMUX_HST_RESERVED_15_14_FIELD_OFFSET 14
#define GDBGLSPMUX_HST_RESERVED_15_14_FIELD_SIZE 2
#define GDBGLSPMUX_HST_HOSTSELECT_FIELD_OFFSET 0
#define GDBGLSPMUX_HST_HOSTSELECT_FIELD_SIZE 14

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_LOGIC_ANALYZER_TRACE_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSPMUX_HST_HOSTSELECT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGLSP
// Register Offset : 0x74
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGLSP (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x74<<0))
#define GDBGLSP_LSPDEBUG_FIELD_OFFSET 0
#define GDBGLSP_LSPDEBUG_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGLSP_LSPDEBUG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0
// Register Offset : 0x78
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x78<<0))
#define GDBGEPINFO0_EPDEBUG_FIELD_OFFSET 0
#define GDBGEPINFO0_EPDEBUG_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO0_EPDEBUG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1
// Register Offset : 0x7c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x7c<<0))
#define GDBGEPINFO1_EPDEBUG_FIELD_OFFSET 0
#define GDBGEPINFO1_EPDEBUG_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDBGEPINFO1_EPDEBUG_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO
// Register Offset : 0x80
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x80<<0))
#define GPRTBIMAP_HSLO_BINUM8_FIELD_OFFSET 28
#define GPRTBIMAP_HSLO_BINUM8_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM7_FIELD_OFFSET 24
#define GPRTBIMAP_HSLO_BINUM7_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM6_FIELD_OFFSET 20
#define GPRTBIMAP_HSLO_BINUM6_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM5_FIELD_OFFSET 16
#define GPRTBIMAP_HSLO_BINUM5_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM4_FIELD_OFFSET 12
#define GPRTBIMAP_HSLO_BINUM4_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM3_FIELD_OFFSET 8
#define GPRTBIMAP_HSLO_BINUM3_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM2_FIELD_OFFSET 4
#define GPRTBIMAP_HSLO_BINUM2_FIELD_SIZE 4
#define GPRTBIMAP_HSLO_BINUM1_FIELD_OFFSET 0
#define GPRTBIMAP_HSLO_BINUM1_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM8_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM8_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM8_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM8_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM7_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM7_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM7_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM7_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM6_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM6_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM6_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM6_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM5_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM5_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM5_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM5_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM4_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM4_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM4_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM4_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM3_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM3_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM3_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM3_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM2_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM2_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM2_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM2_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM1_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM1_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM1_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSLO_BINUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI
// Register Offset : 0x84
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x84<<0))
#define GPRTBIMAP_HSHI_RESERVED_31_28_FIELD_OFFSET 28
#define GPRTBIMAP_HSHI_RESERVED_31_28_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM15_FIELD_OFFSET 24
#define GPRTBIMAP_HSHI_BINUM15_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM14_FIELD_OFFSET 20
#define GPRTBIMAP_HSHI_BINUM14_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM13_FIELD_OFFSET 16
#define GPRTBIMAP_HSHI_BINUM13_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM12_FIELD_OFFSET 12
#define GPRTBIMAP_HSHI_BINUM12_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM11_FIELD_OFFSET 8
#define GPRTBIMAP_HSHI_BINUM11_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM10_FIELD_OFFSET 4
#define GPRTBIMAP_HSHI_BINUM10_FIELD_SIZE 4
#define GPRTBIMAP_HSHI_BINUM9_FIELD_OFFSET 0
#define GPRTBIMAP_HSHI_BINUM9_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_RESERVED_31_28_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_RESERVED_31_28_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_RESERVED_31_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_RESERVED_31_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM15_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM15_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM15_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM15_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM14_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM14_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM14_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM14_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM13_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM13_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM13_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM13_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM11_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM11_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM11_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM11_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM10_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM10_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM10_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM10_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM9_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM9_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM9_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_HSHI_BINUM9_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO
// Register Offset : 0x88
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x88<<0))
#define GPRTBIMAP_FSLO_BINUM8_FIELD_OFFSET 28
#define GPRTBIMAP_FSLO_BINUM8_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM7_FIELD_OFFSET 24
#define GPRTBIMAP_FSLO_BINUM7_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM6_FIELD_OFFSET 20
#define GPRTBIMAP_FSLO_BINUM6_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM5_FIELD_OFFSET 16
#define GPRTBIMAP_FSLO_BINUM5_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM4_FIELD_OFFSET 12
#define GPRTBIMAP_FSLO_BINUM4_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM3_FIELD_OFFSET 8
#define GPRTBIMAP_FSLO_BINUM3_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM2_FIELD_OFFSET 4
#define GPRTBIMAP_FSLO_BINUM2_FIELD_SIZE 4
#define GPRTBIMAP_FSLO_BINUM1_FIELD_OFFSET 0
#define GPRTBIMAP_FSLO_BINUM1_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM8_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM8_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM8_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM8_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM7_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM7_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM7_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM7_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM6_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM6_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM6_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM6_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM5_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM5_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM5_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM5_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM4_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM4_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM4_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM4_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM3_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM3_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM3_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM3_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM2_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM2_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM2_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM2_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM1_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM1_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM1_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSLO_BINUM1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI
// Register Offset : 0x8c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x8c<<0))
#define GPRTBIMAP_FSHI_RESERVED_31_28_FIELD_OFFSET 28
#define GPRTBIMAP_FSHI_RESERVED_31_28_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM15_FIELD_OFFSET 24
#define GPRTBIMAP_FSHI_BINUM15_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM14_FIELD_OFFSET 20
#define GPRTBIMAP_FSHI_BINUM14_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM13_FIELD_OFFSET 16
#define GPRTBIMAP_FSHI_BINUM13_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM12_FIELD_OFFSET 12
#define GPRTBIMAP_FSHI_BINUM12_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM11_FIELD_OFFSET 8
#define GPRTBIMAP_FSHI_BINUM11_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM10_FIELD_OFFSET 4
#define GPRTBIMAP_FSHI_BINUM10_FIELD_SIZE 4
#define GPRTBIMAP_FSHI_BINUM9_FIELD_OFFSET 0
#define GPRTBIMAP_FSHI_BINUM9_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_RESERVED_31_28_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_RESERVED_31_28_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_RESERVED_31_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_RESERVED_31_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM15_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM15_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM15_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM15_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM14_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM14_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM14_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM14_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM13_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM13_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM13_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM13_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM12_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM12_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM12_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM12_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM11_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM11_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM11_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM11_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM10_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM10_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM10_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM10_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM9_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM9_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM9_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GPRTBIMAP_FSHI_BINUM9_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RESERVED_94
// Register Offset : 0x94
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RESERVED_94 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x94<<0))
#define RESERVED_94_RESERVED_31_0_FIELD_OFFSET 0
#define RESERVED_94_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_94_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RESERVED_98
// Register Offset : 0x98
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RESERVED_98 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x98<<0))
#define RESERVED_98_RESERVED_31_0_FIELD_OFFSET 0
#define RESERVED_98_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RESERVED_98_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUCTL2
// Register Offset : 0x9c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUCTL2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x9c<<0))
#define GUCTL2_RESERVED_31_26_FIELD_OFFSET 26
#define GUCTL2_RESERVED_31_26_FIELD_SIZE 6
#define GUCTL2_EN_HP_PM_TIMER_FIELD_OFFSET 19
#define GUCTL2_EN_HP_PM_TIMER_FIELD_SIZE 7
#define GUCTL2_NOLOWPWRDUR_FIELD_OFFSET 15
#define GUCTL2_NOLOWPWRDUR_FIELD_SIZE 4
#define GUCTL2_RST_ACTBITLATER_FIELD_OFFSET 14
#define GUCTL2_RST_ACTBITLATER_FIELD_SIZE 1
#define GUCTL2_RESERVED_13_FIELD_OFFSET 13
#define GUCTL2_RESERVED_13_FIELD_SIZE 1
#define GUCTL2_ENABLEEPCACHEEVICT_FIELD_OFFSET 12
#define GUCTL2_ENABLEEPCACHEEVICT_FIELD_SIZE 1
#define GUCTL2_DISABLECFC_FIELD_OFFSET 11
#define GUCTL2_DISABLECFC_FIELD_SIZE 1
#define GUCTL2_RXPINGDURATION_FIELD_OFFSET 5
#define GUCTL2_RXPINGDURATION_FIELD_SIZE 6
#define GUCTL2_TXPINGDURATION_FIELD_OFFSET 0
#define GUCTL2_TXPINGDURATION_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_5    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_4    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_3    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_2    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_1    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_31_26_0    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_6    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_5    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_4    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_3    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_EN_HP_PM_TIMER_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_NOLOWPWRDUR_3    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_NOLOWPWRDUR_2    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_NOLOWPWRDUR_1    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_NOLOWPWRDUR_0    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RST_ACTBITLATER    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RESERVED_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_ENABLEEPCACHEEVICT    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_DISABLECFC    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_RXPINGDURATION_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_TXPINGDURATION_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_TXPINGDURATION_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_TXPINGDURATION_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_TXPINGDURATION_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL2_TXPINGDURATION_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x100<<0))
#define GUSB2PHYCFG_PHYSOFTRST_FIELD_OFFSET 31
#define GUSB2PHYCFG_PHYSOFTRST_FIELD_SIZE 1
#define GUSB2PHYCFG_U2_FREECLK_EXISTS_FIELD_OFFSET 30
#define GUSB2PHYCFG_U2_FREECLK_EXISTS_FIELD_SIZE 1
#define GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_FIELD_OFFSET 29
#define GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_FIELD_SIZE 1
#define GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_FIELD_OFFSET 27
#define GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_FIELD_SIZE 2
#define GUSB2PHYCFG_INV_SEL_HSIC_FIELD_OFFSET 26
#define GUSB2PHYCFG_INV_SEL_HSIC_FIELD_SIZE 1
#define GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_FIELD_OFFSET 25
#define GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_FIELD_SIZE 1
#define GUSB2PHYCFG_LSTRD_FIELD_OFFSET 22
#define GUSB2PHYCFG_LSTRD_FIELD_SIZE 3
#define GUSB2PHYCFG_LSIPD_FIELD_OFFSET 19
#define GUSB2PHYCFG_LSIPD_FIELD_SIZE 3
#define GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_FIELD_OFFSET 18
#define GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_FIELD_SIZE 1
#define GUSB2PHYCFG_ULPIEXTVBUSDRV_FIELD_OFFSET 17
#define GUSB2PHYCFG_ULPIEXTVBUSDRV_FIELD_SIZE 1
#define GUSB2PHYCFG_RESERVED_16_FIELD_OFFSET 16
#define GUSB2PHYCFG_RESERVED_16_FIELD_SIZE 1
#define GUSB2PHYCFG_ULPIAUTORES_FIELD_OFFSET 15
#define GUSB2PHYCFG_ULPIAUTORES_FIELD_SIZE 1
#define GUSB2PHYCFG_RESERVED_14_FIELD_OFFSET 14
#define GUSB2PHYCFG_RESERVED_14_FIELD_SIZE 1
#define GUSB2PHYCFG_USBTRDTIM_FIELD_OFFSET 10
#define GUSB2PHYCFG_USBTRDTIM_FIELD_SIZE 4
#define GUSB2PHYCFG_XCVRDLY_FIELD_OFFSET 9
#define GUSB2PHYCFG_XCVRDLY_FIELD_SIZE 1
#define GUSB2PHYCFG_ENBLSLPM_FIELD_OFFSET 8
#define GUSB2PHYCFG_ENBLSLPM_FIELD_SIZE 1
#define GUSB2PHYCFG_PHYSEL_FIELD_OFFSET 7
#define GUSB2PHYCFG_PHYSEL_FIELD_SIZE 1
#define GUSB2PHYCFG_SUSPENDUSB20_FIELD_OFFSET 6
#define GUSB2PHYCFG_SUSPENDUSB20_FIELD_SIZE 1
#define GUSB2PHYCFG_FSINTF_FIELD_OFFSET 5
#define GUSB2PHYCFG_FSINTF_FIELD_SIZE 1
#define GUSB2PHYCFG_ULPI_UTMI_SEL_FIELD_OFFSET 4
#define GUSB2PHYCFG_ULPI_UTMI_SEL_FIELD_SIZE 1
#define GUSB2PHYCFG_PHYIF_FIELD_OFFSET 3
#define GUSB2PHYCFG_PHYIF_FIELD_SIZE 1
#define GUSB2PHYCFG_TOUTCAL_FIELD_OFFSET 0
#define GUSB2PHYCFG_TOUTCAL_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_PHYSOFTRST    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_U2_FREECLK_EXISTS    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_1    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_0    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_INV_SEL_HSIC    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSTRD_2    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSTRD_1    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSTRD_0    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSIPD_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSIPD_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_LSIPD_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ULPIEXTVBUSDRV    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_RESERVED_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ULPIAUTORES    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_USBTRDTIM_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_USBTRDTIM_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_USBTRDTIM_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_USBTRDTIM_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_XCVRDLY    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ENBLSLPM    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_PHYSEL    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_SUSPENDUSB20    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_FSINTF    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_ULPI_UTMI_SEL    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_PHYIF    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_TOUTCAL_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_TOUTCAL_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYCFG_TOUTCAL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL
// Register Offset : 0x140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x140<<0))
#define GUSB2I2CCTL_RESERVED_31_0_FIELD_OFFSET 0
#define GUSB2I2CCTL_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2I2CCTL_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI
// Register Offset : 0x180
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x180<<0))
#define GUSB2PHYACC_ULPI_RESERVED_31_27_FIELD_OFFSET 27
#define GUSB2PHYACC_ULPI_RESERVED_31_27_FIELD_SIZE 5
#define GUSB2PHYACC_ULPI_DISUIPIDRVR_FIELD_OFFSET 26
#define GUSB2PHYACC_ULPI_DISUIPIDRVR_FIELD_SIZE 1
#define GUSB2PHYACC_ULPI_NEWREGREQ_FIELD_OFFSET 25
#define GUSB2PHYACC_ULPI_NEWREGREQ_FIELD_SIZE 1
#define GUSB2PHYACC_ULPI_VSTSDONE_FIELD_OFFSET 24
#define GUSB2PHYACC_ULPI_VSTSDONE_FIELD_SIZE 1
#define GUSB2PHYACC_ULPI_VSTSBSY_FIELD_OFFSET 23
#define GUSB2PHYACC_ULPI_VSTSBSY_FIELD_SIZE 1
#define GUSB2PHYACC_ULPI_REGWR_FIELD_OFFSET 22
#define GUSB2PHYACC_ULPI_REGWR_FIELD_SIZE 1
#define GUSB2PHYACC_ULPI_REGADDR_FIELD_OFFSET 16
#define GUSB2PHYACC_ULPI_REGADDR_FIELD_SIZE 6
#define GUSB2PHYACC_ULPI_EXTREGADDR_FIELD_OFFSET 8
#define GUSB2PHYACC_ULPI_EXTREGADDR_FIELD_SIZE 8
#define GUSB2PHYACC_ULPI_REGDATA_FIELD_OFFSET 0
#define GUSB2PHYACC_ULPI_REGDATA_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_RESERVED_31_27_4    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_RESERVED_31_27_3    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_RESERVED_31_27_2    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_RESERVED_31_27_1    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_RESERVED_31_27_0    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_DISUIPIDRVR    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_NEWREGREQ    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_VSTSDONE    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_VSTSBSY    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGWR    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGADDR_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_EXTREGADDR_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2PHYACC_ULPI_REGDATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL
// Register Offset : 0x1c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x1c0<<0))
#define GUSB3PIPECTL_PHYSOFTRST_FIELD_OFFSET 31
#define GUSB3PIPECTL_PHYSOFTRST_FIELD_SIZE 1
#define GUSB3PIPECTL_HSTPRTCMPL_FIELD_OFFSET 30
#define GUSB3PIPECTL_HSTPRTCMPL_FIELD_SIZE 1
#define GUSB3PIPECTL_U2P3OK_FIELD_OFFSET 29
#define GUSB3PIPECTL_U2P3OK_FIELD_SIZE 1
#define GUSB3PIPECTL_DISRXDETP3_FIELD_OFFSET 28
#define GUSB3PIPECTL_DISRXDETP3_FIELD_SIZE 1
#define GUSB3PIPECTL_UX_EXIT_IN_PX_FIELD_OFFSET 27
#define GUSB3PIPECTL_UX_EXIT_IN_PX_FIELD_SIZE 1
#define GUSB3PIPECTL_PING_ENHANCEMENT_EN_FIELD_OFFSET 26
#define GUSB3PIPECTL_PING_ENHANCEMENT_EN_FIELD_SIZE 1
#define GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV_FIELD_OFFSET 25
#define GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV_FIELD_SIZE 1
#define GUSB3PIPECTL_REQUEST_P1P2P3_FIELD_OFFSET 24
#define GUSB3PIPECTL_REQUEST_P1P2P3_FIELD_SIZE 1
#define GUSB3PIPECTL_STARTRXDETU3RXDET_FIELD_OFFSET 23
#define GUSB3PIPECTL_STARTRXDETU3RXDET_FIELD_SIZE 1
#define GUSB3PIPECTL_DISRXDETU3RXDET_FIELD_OFFSET 22
#define GUSB3PIPECTL_DISRXDETU3RXDET_FIELD_SIZE 1
#define GUSB3PIPECTL_DELAYP1P2P3_FIELD_OFFSET 19
#define GUSB3PIPECTL_DELAYP1P2P3_FIELD_SIZE 3
#define GUSB3PIPECTL_DELAYP1TRANS_FIELD_OFFSET 18
#define GUSB3PIPECTL_DELAYP1TRANS_FIELD_SIZE 1
#define GUSB3PIPECTL_SUSPENDENABLE_FIELD_OFFSET 17
#define GUSB3PIPECTL_SUSPENDENABLE_FIELD_SIZE 1
#define GUSB3PIPECTL_DATWIDTH_FIELD_OFFSET 15
#define GUSB3PIPECTL_DATWIDTH_FIELD_SIZE 2
#define GUSB3PIPECTL_ABORTRXDETINU2_FIELD_OFFSET 14
#define GUSB3PIPECTL_ABORTRXDETINU2_FIELD_SIZE 1
#define GUSB3PIPECTL_SKIPRXDET_FIELD_OFFSET 13
#define GUSB3PIPECTL_SKIPRXDET_FIELD_SIZE 1
#define GUSB3PIPECTL_LFPSP0ALGN_FIELD_OFFSET 12
#define GUSB3PIPECTL_LFPSP0ALGN_FIELD_SIZE 1
#define GUSB3PIPECTL_P3P2TRANOK_FIELD_OFFSET 11
#define GUSB3PIPECTL_P3P2TRANOK_FIELD_SIZE 1
#define GUSB3PIPECTL_P3EXSIGP2_FIELD_OFFSET 10
#define GUSB3PIPECTL_P3EXSIGP2_FIELD_SIZE 1
#define GUSB3PIPECTL_LFPSFILTER_FIELD_OFFSET 9
#define GUSB3PIPECTL_LFPSFILTER_FIELD_SIZE 1
#define GUSB3PIPECTL_RX_DETECT_TO_POLLING_LFPS_CONTROL_FIELD_OFFSET 8
#define GUSB3PIPECTL_RX_DETECT_TO_POLLING_LFPS_CONTROL_FIELD_SIZE 1
#define GUSB3PIPECTL_SSICEN_FIELD_OFFSET 7
#define GUSB3PIPECTL_SSICEN_FIELD_SIZE 1
#define GUSB3PIPECTL_TX_SWING_FIELD_OFFSET 6
#define GUSB3PIPECTL_TX_SWING_FIELD_SIZE 1
#define GUSB3PIPECTL_TX_MARGIN_FIELD_OFFSET 3
#define GUSB3PIPECTL_TX_MARGIN_FIELD_SIZE 3
#define GUSB3PIPECTL_SS_TX_DE_EMPHASIS_FIELD_OFFSET 1
#define GUSB3PIPECTL_SS_TX_DE_EMPHASIS_FIELD_SIZE 2
#define GUSB3PIPECTL_ELASTIC_BUFFER_MODE_FIELD_OFFSET 0
#define GUSB3PIPECTL_ELASTIC_BUFFER_MODE_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_PHYSOFTRST    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_HSTPRTCMPL    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_U2P3OK    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DISRXDETP3    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_UX_EXIT_IN_PX    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_PING_ENHANCEMENT_EN    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_REQUEST_P1P2P3    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_STARTRXDETU3RXDET    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DISRXDETU3RXDET    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DELAYP1P2P3_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DELAYP1P2P3_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DELAYP1P2P3_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DELAYP1TRANS    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_SUSPENDENABLE    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DATWIDTH_1    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_DATWIDTH_0    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_ABORTRXDETINU2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_SKIPRXDET    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_LFPSP0ALGN    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_P3P2TRANOK    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_P3EXSIGP2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_LFPSFILTER    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_RX_DETECT_TO_POLLING_LFPS_CONTROL    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_SSICEN    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_TX_SWING    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_TX_MARGIN_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_TX_MARGIN_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_TX_MARGIN_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_1    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_0    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB3PIPECTL_ELASTIC_BUFFER_MODE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0
// Register Offset : 0x200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x200<<0))
#define GTXFIFOSIZ0_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ0_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ0_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ0_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ0_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1
// Register Offset : 0x204
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x204<<0))
#define GTXFIFOSIZ1_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ1_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ1_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ1_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ1_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2
// Register Offset : 0x208
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x208<<0))
#define GTXFIFOSIZ2_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ2_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ2_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ2_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ2_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3
// Register Offset : 0x20c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x20c<<0))
#define GTXFIFOSIZ3_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ3_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ3_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ3_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ3_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4
// Register Offset : 0x210
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x210<<0))
#define GTXFIFOSIZ4_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ4_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ4_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ4_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ4_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5
// Register Offset : 0x214
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x214<<0))
#define GTXFIFOSIZ5_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ5_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ5_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ5_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ5_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6
// Register Offset : 0x218
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x218<<0))
#define GTXFIFOSIZ6_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ6_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ6_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ6_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ6_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7
// Register Offset : 0x21c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x21c<<0))
#define GTXFIFOSIZ7_TXFSTADDR_N_FIELD_OFFSET 16
#define GTXFIFOSIZ7_TXFSTADDR_N_FIELD_SIZE 16
#define GTXFIFOSIZ7_TXFDEP_N_FIELD_OFFSET 0
#define GTXFIFOSIZ7_TXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOSIZ7_TXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0
// Register Offset : 0x280
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x280<<0))
#define GRXFIFOSIZ0_RXFSTADDR_N_FIELD_OFFSET 16
#define GRXFIFOSIZ0_RXFSTADDR_N_FIELD_SIZE 16
#define GRXFIFOSIZ0_RXFDEP_N_FIELD_OFFSET 0
#define GRXFIFOSIZ0_RXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ0_RXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1
// Register Offset : 0x284
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x284<<0))
#define GRXFIFOSIZ1_RXFSTADDR_N_FIELD_OFFSET 16
#define GRXFIFOSIZ1_RXFSTADDR_N_FIELD_SIZE 16
#define GRXFIFOSIZ1_RXFDEP_N_FIELD_OFFSET 0
#define GRXFIFOSIZ1_RXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ1_RXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2
// Register Offset : 0x288
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x288<<0))
#define GRXFIFOSIZ2_RXFSTADDR_N_FIELD_OFFSET 16
#define GRXFIFOSIZ2_RXFSTADDR_N_FIELD_SIZE 16
#define GRXFIFOSIZ2_RXFDEP_N_FIELD_OFFSET 0
#define GRXFIFOSIZ2_RXFDEP_N_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFSTADDR_N_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOSIZ2_RXFDEP_N_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO
// Register Offset : 0x300
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x300<<0))
#define GEVNTADRLO_EVNTADRLO_FIELD_OFFSET 0
#define GEVNTADRLO_EVNTADRLO_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRLO_EVNTADRLO_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI
// Register Offset : 0x304
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x304<<0))
#define GEVNTADRHI_EVNTADRHI_FIELD_OFFSET 0
#define GEVNTADRHI_EVNTADRHI_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTADRHI_EVNTADRHI_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ
// Register Offset : 0x308
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x308<<0))
#define GEVNTSIZ_EVNTINTRPTMASK_FIELD_OFFSET 31
#define GEVNTSIZ_EVNTINTRPTMASK_FIELD_SIZE 1
#define GEVNTSIZ_RESERVED_30_16_FIELD_OFFSET 16
#define GEVNTSIZ_RESERVED_30_16_FIELD_SIZE 15
#define GEVNTSIZ_EVENTSIZ_FIELD_OFFSET 0
#define GEVNTSIZ_EVENTSIZ_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVNTINTRPTMASK    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_RESERVED_30_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTSIZ_EVENTSIZ_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT
// Register Offset : 0x30c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x30c<<0))
#define GEVNTCOUNT_EVNT_HANDLER_BUSY_FIELD_OFFSET 31
#define GEVNTCOUNT_EVNT_HANDLER_BUSY_FIELD_SIZE 1
#define GEVNTCOUNT_RESERVED_30_16_FIELD_OFFSET 16
#define GEVNTCOUNT_RESERVED_30_16_FIELD_SIZE 15
#define GEVNTCOUNT_EVNTCOUNT_FIELD_OFFSET 0
#define GEVNTCOUNT_EVNTCOUNT_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNT_HANDLER_BUSY    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_RESERVED_30_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GEVNTCOUNT_EVNTCOUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8
// Register Offset : 0x500
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x500<<0))
#define GHWPARAMS8_GHWPARAMS8_32_0_FIELD_OFFSET 0
#define GHWPARAMS8_GHWPARAMS8_32_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GHWPARAMS8_GHWPARAMS8_32_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUCTL3
// Register Offset : 0x50c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUCTL3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x50c<<0))
#define GUCTL3_RESERVED_31_17_FIELD_OFFSET 17
#define GUCTL3_RESERVED_31_17_FIELD_SIZE 15
#define GUCTL3_SCH_PING_EARLY_FIELD_OFFSET 16
#define GUCTL3_SCH_PING_EARLY_FIELD_SIZE 1
#define GUCTL3_RESERVED_15_0_FIELD_OFFSET 0
#define GUCTL3_RESERVED_15_0_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_SCH_PING_EARLY    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUCTL3_RESERVED_15_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV
// Register Offset : 0x510
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x510<<0))
#define GTXFIFOPRIDEV_RESERVED_31_N_FIELD_OFFSET 8
#define GTXFIFOPRIDEV_RESERVED_31_N_FIELD_SIZE 24
#define GTXFIFOPRIDEV_GTXFIFOPRIDEV_FIELD_OFFSET 0
#define GTXFIFOPRIDEV_GTXFIFOPRIDEV_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_23    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_22    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_21    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_20    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_19    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_18    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_17    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_16    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_15    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_14    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_13    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_12    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_11    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_RESERVED_31_N_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIDEV_GTXFIFOPRIDEV_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST
// Register Offset : 0x518
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x518<<0))
#define GTXFIFOPRIHST_RESERVED_31_16_FIELD_OFFSET 4
#define GTXFIFOPRIHST_RESERVED_31_16_FIELD_SIZE 28
#define GTXFIFOPRIHST_GTXFIFOPRIHST_FIELD_OFFSET 0
#define GTXFIFOPRIHST_GTXFIFOPRIHST_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_RESERVED_31_16_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_GTXFIFOPRIHST_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_GTXFIFOPRIHST_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_GTXFIFOPRIHST_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GTXFIFOPRIHST_GTXFIFOPRIHST_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST
// Register Offset : 0x51c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x51c<<0))
#define GRXFIFOPRIHST_RESERVED_31_16_FIELD_OFFSET 3
#define GRXFIFOPRIHST_RESERVED_31_16_FIELD_SIZE 29
#define GRXFIFOPRIHST_GRXFIFOPRIHST_FIELD_OFFSET 0
#define GRXFIFOPRIHST_GRXFIFOPRIHST_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_28    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_27    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_26    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_25    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_24    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_23    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_22    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_21    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_20    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_19    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_18    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_17    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_16    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_15    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_14    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_13    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_12    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_11    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_10    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_9    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_8    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_7    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_6    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_5    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_4    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_3    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_RESERVED_31_16_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_GRXFIFOPRIHST_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_GRXFIFOPRIHST_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GRXFIFOPRIHST_GRXFIFOPRIHST_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC
// Register Offset : 0x520
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x520<<0))
#define GFIFOPRIDBC_RESERVED_31_2_FIELD_OFFSET 2
#define GFIFOPRIDBC_RESERVED_31_2_FIELD_SIZE 30
#define GFIFOPRIDBC_GFIFOPRIDBC_FIELD_OFFSET 0
#define GFIFOPRIDBC_GFIFOPRIDBC_FIELD_SIZE 2

#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_GFIFOPRIDBC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFIFOPRIDBC_GFIFOPRIDBC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO
// Register Offset : 0x524
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x524<<0))
#define GDMAHLRATIO_RESERVED_31_13_FIELD_OFFSET 13
#define GDMAHLRATIO_RESERVED_31_13_FIELD_SIZE 19
#define GDMAHLRATIO_HSTRXFIFO_FIELD_OFFSET 8
#define GDMAHLRATIO_HSTRXFIFO_FIELD_SIZE 5
#define GDMAHLRATIO_RESERVED_7_5_FIELD_OFFSET 5
#define GDMAHLRATIO_RESERVED_7_5_FIELD_SIZE 3
#define GDMAHLRATIO_HSTTXFIFO_FIELD_OFFSET 0
#define GDMAHLRATIO_HSTTXFIFO_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTRXFIFO_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTRXFIFO_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTRXFIFO_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTRXFIFO_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTRXFIFO_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_7_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_7_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_RESERVED_7_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTTXFIFO_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTTXFIFO_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTTXFIFO_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTTXFIFO_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GDMAHLRATIO_HSTTXFIFO_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GFLADJ
// Register Offset : 0x530
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GFLADJ (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x530<<0))
#define GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_FIELD_OFFSET 31
#define GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_FIELD_SIZE 1
#define GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_FIELD_OFFSET 24
#define GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_FIELD_SIZE 7
#define GFLADJ_GFLADJ_REFCLK_LPM_SEL_FIELD_OFFSET 23
#define GFLADJ_GFLADJ_REFCLK_LPM_SEL_FIELD_SIZE 1
#define GFLADJ_RESERVED_22_FIELD_OFFSET 22
#define GFLADJ_RESERVED_22_FIELD_SIZE 1
#define GFLADJ_GFLADJ_REFCLK_FLADJ_FIELD_OFFSET 8
#define GFLADJ_GFLADJ_REFCLK_FLADJ_FIELD_SIZE 14
#define GFLADJ_GFLADJ_30MHZ_SDBND_SEL_FIELD_OFFSET 7
#define GFLADJ_GFLADJ_30MHZ_SDBND_SEL_FIELD_SIZE 1
#define GFLADJ_RESERVED_6_FIELD_OFFSET 6
#define GFLADJ_RESERVED_6_FIELD_SIZE 1
#define GFLADJ_GFLADJ_30MHZ_FIELD_OFFSET 0
#define GFLADJ_GFLADJ_30MHZ_FIELD_SIZE 6

#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_LPM_SEL    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_RESERVED_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_13    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_12    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_11    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_REFCLK_FLADJ_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_SDBND_SEL    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_RESERVED_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GFLADJ_GFLADJ_30MHZ_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL
// Register Offset : 0x540
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_GBL_BASE_ADDR + (0x540<<0))
#define GUSB2RHBCTL_RESERVED_31_4_FIELD_OFFSET 4
#define GUSB2RHBCTL_RESERVED_31_4_FIELD_SIZE 28
#define GUSB2RHBCTL_OVRD_L1TIMEOUT_FIELD_OFFSET 0
#define GUSB2RHBCTL_OVRD_L1TIMEOUT_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_RESERVED_31_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_OVRD_L1TIMEOUT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_OVRD_L1TIMEOUT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_OVRD_L1TIMEOUT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_GUSB2RHBCTL_OVRD_L1TIMEOUT_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR 0xd000
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRSERRCNT
// Register Offset : 0x850
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRSERRCNT (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x850<<0))
#define BRSERRCNT_RESERVED_31_24_FIELD_OFFSET 24
#define BRSERRCNT_RESERVED_31_24_FIELD_SIZE 8
#define BRSERRCNT_RAM2SERRCNT_FIELD_OFFSET 16
#define BRSERRCNT_RAM2SERRCNT_FIELD_SIZE 8
#define BRSERRCNT_RAM1SERRCNT_FIELD_OFFSET 8
#define BRSERRCNT_RAM1SERRCNT_FIELD_SIZE 8
#define BRSERRCNT_RAM0SERRCNT_FIELD_OFFSET 0
#define BRSERRCNT_RAM0SERRCNT_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM2SERRCNT_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM1SERRCNT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRSERRCNT_RAM0SERRCNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRMERRCNT
// Register Offset : 0x854
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRMERRCNT (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x854<<0))
#define BRMERRCNT_RESERVED_31_24_FIELD_OFFSET 24
#define BRMERRCNT_RESERVED_31_24_FIELD_SIZE 8
#define BRMERRCNT_RAM2MERRCNT_FIELD_OFFSET 16
#define BRMERRCNT_RAM2MERRCNT_FIELD_SIZE 8
#define BRMERRCNT_RAM1MERRCNT_FIELD_OFFSET 8
#define BRMERRCNT_RAM1MERRCNT_FIELD_SIZE 8
#define BRMERRCNT_RAM0MERRCNT_FIELD_OFFSET 0
#define BRMERRCNT_RAM0MERRCNT_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM2MERRCNT_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM1MERRCNT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMERRCNT_RAM0MERRCNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRMECCERR
// Register Offset : 0x858
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRMECCERR (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x858<<0))
#define BRMECCERR_RESERVED_31_8_FIELD_OFFSET 8
#define BRMECCERR_RESERVED_31_8_FIELD_SIZE 24
#define BRMECCERR_RAMSERR_FIELD_OFFSET 7
#define BRMECCERR_RAMSERR_FIELD_SIZE 1
#define BRMECCERR_RAMMERR_FIELD_OFFSET 6
#define BRMECCERR_RAMMERR_FIELD_SIZE 1
#define BRMECCERR_RAMSERRVEC_FIELD_OFFSET 3
#define BRMECCERR_RAMSERRVEC_FIELD_SIZE 3
#define BRMECCERR_RAMMERRVEC_FIELD_OFFSET 0
#define BRMECCERR_RAMMERRVEC_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_23    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_22    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_21    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_20    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_19    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_18    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_17    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_16    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_15    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_14    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_13    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_12    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_11    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RESERVED_31_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMSERR    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMMERR    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMSERRVEC_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMSERRVEC_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMSERRVEC_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMMERRVEC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMMERRVEC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRMECCERR_RAMMERRVEC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRERRCTL
// Register Offset : 0x85c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRERRCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x85c<<0))
#define BRERRCTL_RESERVED_31_4_FIELD_OFFSET 4
#define BRERRCTL_RESERVED_31_4_FIELD_SIZE 28
#define BRERRCTL_ECCERRINJECT_FIELD_OFFSET 3
#define BRERRCTL_ECCERRINJECT_FIELD_SIZE 1
#define BRERRCTL_ECCEN_FIELD_OFFSET 2
#define BRERRCTL_ECCEN_FIELD_SIZE 1
#define BRERRCTL_RSERRCLR_FIELD_OFFSET 1
#define BRERRCTL_RSERRCLR_FIELD_SIZE 1
#define BRERRCTL_RMERRCLR_FIELD_OFFSET 0
#define BRERRCTL_RMERRCLR_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RESERVED_31_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_ECCERRINJECT    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_ECCEN    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RSERRCLR    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRERRCTL_RMERRCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR
// Register Offset : 0x860
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x860<<0))
#define BRAM0ADDRERR_RESERVED_31_16_FIELD_OFFSET 16
#define BRAM0ADDRERR_RESERVED_31_16_FIELD_SIZE 16
#define BRAM0ADDRERR_RAM0ADDRLOC_FIELD_OFFSET 0
#define BRAM0ADDRERR_RAM0ADDRLOC_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM0ADDRERR_RAM0ADDRLOC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR
// Register Offset : 0x864
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x864<<0))
#define BRAM1ADDRERR_RESERVED_31_16_FIELD_OFFSET 16
#define BRAM1ADDRERR_RESERVED_31_16_FIELD_SIZE 16
#define BRAM1ADDRERR_RAM1ADDRLOC_FIELD_OFFSET 0
#define BRAM1ADDRERR_RAM1ADDRLOC_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM1ADDRERR_RAM1ADDRLOC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR
// Register Offset : 0x868
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_ECC_BASE_ADDR + (0x868<<0))
#define BRAM2ADDRERR_RESERVED_31_16_FIELD_OFFSET 16
#define BRAM2ADDRERR_RESERVED_31_16_FIELD_SIZE 16
#define BRAM2ADDRERR_RAM2ADDRLOC_FIELD_OFFSET 0
#define BRAM2ADDRERR_RAM2ADDRLOC_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BRAM2ADDRERR_RAM2ADDRLOC_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR 0xc700
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCFG
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCFG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x0<<0))
#define DCFG_RESERVED_31_25_FIELD_OFFSET 25
#define DCFG_RESERVED_31_25_FIELD_SIZE 7
#define DCFG_RESERVED_24_FIELD_OFFSET 24
#define DCFG_RESERVED_24_FIELD_SIZE 1
#define DCFG_IGNSTRMPP_FIELD_OFFSET 23
#define DCFG_IGNSTRMPP_FIELD_SIZE 1
#define DCFG_LPMCAP_FIELD_OFFSET 22
#define DCFG_LPMCAP_FIELD_SIZE 1
#define DCFG_NUMP_FIELD_OFFSET 17
#define DCFG_NUMP_FIELD_SIZE 5
#define DCFG_INTRNUM_FIELD_OFFSET 12
#define DCFG_INTRNUM_FIELD_SIZE 5
#define DCFG_RESERVED_10_11_FIELD_OFFSET 10
#define DCFG_RESERVED_10_11_FIELD_SIZE 2
#define DCFG_DEVADDR_FIELD_OFFSET 3
#define DCFG_DEVADDR_FIELD_SIZE 7
#define DCFG_DEVSPD_FIELD_OFFSET 0
#define DCFG_DEVSPD_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_IGNSTRMPP    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_LPMCAP    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_NUMP_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_NUMP_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_NUMP_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_NUMP_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_NUMP_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_INTRNUM_4    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_INTRNUM_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_INTRNUM_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_INTRNUM_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_INTRNUM_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_10_11_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_RESERVED_10_11_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_6    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_5    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_4    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_3    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVADDR_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVSPD_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVSPD_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCFG_DEVSPD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCTL
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x4<<0))
#define DCTL_RUN_STOP_FIELD_OFFSET 31
#define DCTL_RUN_STOP_FIELD_SIZE 1
#define DCTL_CSFTRST_FIELD_OFFSET 30
#define DCTL_CSFTRST_FIELD_SIZE 1
#define DCTL_RESERVED_29_FIELD_OFFSET 29
#define DCTL_RESERVED_29_FIELD_SIZE 1
#define DCTL_HIRDTHRES_FIELD_OFFSET 24
#define DCTL_HIRDTHRES_FIELD_SIZE 5
#define DCTL_LPM_NYET_THRES_FIELD_OFFSET 20
#define DCTL_LPM_NYET_THRES_FIELD_SIZE 4
#define DCTL_KEEPCONNECT_FIELD_OFFSET 19
#define DCTL_KEEPCONNECT_FIELD_SIZE 1
#define DCTL_L1HIBERNATIONEN_FIELD_OFFSET 18
#define DCTL_L1HIBERNATIONEN_FIELD_SIZE 1
#define DCTL_CRS_FIELD_OFFSET 17
#define DCTL_CRS_FIELD_SIZE 1
#define DCTL_CSS_FIELD_OFFSET 16
#define DCTL_CSS_FIELD_SIZE 1
#define DCTL_RESERVED_15_13_FIELD_OFFSET 13
#define DCTL_RESERVED_15_13_FIELD_SIZE 3
#define DCTL_INITU2ENA_FIELD_OFFSET 12
#define DCTL_INITU2ENA_FIELD_SIZE 1
#define DCTL_ACCEPTU2ENA_FIELD_OFFSET 11
#define DCTL_ACCEPTU2ENA_FIELD_SIZE 1
#define DCTL_INITU1ENA_FIELD_OFFSET 10
#define DCTL_INITU1ENA_FIELD_SIZE 1
#define DCTL_ACCEPTU1ENA_FIELD_OFFSET 9
#define DCTL_ACCEPTU1ENA_FIELD_SIZE 1
#define DCTL_ULSTCHNGREQ_FIELD_OFFSET 5
#define DCTL_ULSTCHNGREQ_FIELD_SIZE 4
#define DCTL_TSTCTL_FIELD_OFFSET 1
#define DCTL_TSTCTL_FIELD_SIZE 4
#define DCTL_RESERVED_0_FIELD_OFFSET 0
#define DCTL_RESERVED_0_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RUN_STOP    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_CSFTRST    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RESERVED_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_HIRDTHRES_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_HIRDTHRES_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_HIRDTHRES_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_HIRDTHRES_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_HIRDTHRES_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_LPM_NYET_THRES_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_LPM_NYET_THRES_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_LPM_NYET_THRES_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_LPM_NYET_THRES_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_KEEPCONNECT    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_L1HIBERNATIONEN    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_CRS    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_CSS    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RESERVED_15_13_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RESERVED_15_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RESERVED_15_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_INITU2ENA    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ACCEPTU2ENA    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_INITU1ENA    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ACCEPTU1ENA    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ULSTCHNGREQ_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ULSTCHNGREQ_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ULSTCHNGREQ_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_ULSTCHNGREQ_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_TSTCTL_3    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_TSTCTL_2    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_TSTCTL_1    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_TSTCTL_0    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCTL_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEVTEN
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEVTEN (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x8<<0))
#define DEVTEN_RESERVED_31_17_FIELD_OFFSET 17
#define DEVTEN_RESERVED_31_17_FIELD_SIZE 15
#define DEVTEN_ECCERREN_FIELD_OFFSET 16
#define DEVTEN_ECCERREN_FIELD_SIZE 1
#define DEVTEN_RESERVED_15_FIELD_OFFSET 15
#define DEVTEN_RESERVED_15_FIELD_SIZE 1
#define DEVTEN_L1WKUPEVTEN_FIELD_OFFSET 14
#define DEVTEN_L1WKUPEVTEN_FIELD_SIZE 1
#define DEVTEN_VENDEVTSTRCVDEN_FIELD_OFFSET 12
#define DEVTEN_VENDEVTSTRCVDEN_FIELD_SIZE 1
#define DEVTEN_RESERVED_11_FIELD_OFFSET 11
#define DEVTEN_RESERVED_11_FIELD_SIZE 1
#define DEVTEN_RESERVED_10_FIELD_OFFSET 10
#define DEVTEN_RESERVED_10_FIELD_SIZE 1
#define DEVTEN_ERRTICERREVTEN_FIELD_OFFSET 9
#define DEVTEN_ERRTICERREVTEN_FIELD_SIZE 1
#define DEVTEN_L1SUSPEN_FIELD_OFFSET 8
#define DEVTEN_L1SUSPEN_FIELD_SIZE 1
#define DEVTEN_SOFTEVTEN_FIELD_OFFSET 7
#define DEVTEN_SOFTEVTEN_FIELD_SIZE 1
#define DEVTEN_U3L2L1SUSPEN_FIELD_OFFSET 6
#define DEVTEN_U3L2L1SUSPEN_FIELD_SIZE 1
#define DEVTEN_HIBERNATIONREQEVTEN_FIELD_OFFSET 5
#define DEVTEN_HIBERNATIONREQEVTEN_FIELD_SIZE 1
#define DEVTEN_WKUPEVTEN_FIELD_OFFSET 4
#define DEVTEN_WKUPEVTEN_FIELD_SIZE 1
#define DEVTEN_ULSTCNGEN_FIELD_OFFSET 3
#define DEVTEN_ULSTCNGEN_FIELD_SIZE 1
#define DEVTEN_CONNECTDONEEVTEN_FIELD_OFFSET 2
#define DEVTEN_CONNECTDONEEVTEN_FIELD_SIZE 1
#define DEVTEN_USBRSTEVTEN_FIELD_OFFSET 1
#define DEVTEN_USBRSTEVTEN_FIELD_SIZE 1
#define DEVTEN_DISSCONNEVTEN_FIELD_OFFSET 0
#define DEVTEN_DISSCONNEVTEN_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_ECCERREN    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_L1WKUPEVTEN    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_VENDEVTSTRCVDEN    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_RESERVED_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_ERRTICERREVTEN    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_L1SUSPEN    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_SOFTEVTEN    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_U3L2L1SUSPEN    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_HIBERNATIONREQEVTEN    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_WKUPEVTEN    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_ULSTCNGEN    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_CONNECTDONEEVTEN    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_USBRSTEVTEN    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEVTEN_DISSCONNEVTEN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DSTS
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DSTS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0xc<<0))
#define DSTS_RESERVED_31_30_FIELD_OFFSET 30
#define DSTS_RESERVED_31_30_FIELD_SIZE 2
#define DSTS_DCNRD_FIELD_OFFSET 29
#define DSTS_DCNRD_FIELD_SIZE 1
#define DSTS_SRE_FIELD_OFFSET 28
#define DSTS_SRE_FIELD_SIZE 1
#define DSTS_RESERVED_27_26_FIELD_OFFSET 26
#define DSTS_RESERVED_27_26_FIELD_SIZE 2
#define DSTS_RSS_FIELD_OFFSET 25
#define DSTS_RSS_FIELD_SIZE 1
#define DSTS_SSS_FIELD_OFFSET 24
#define DSTS_SSS_FIELD_SIZE 1
#define DSTS_COREIDLE_FIELD_OFFSET 23
#define DSTS_COREIDLE_FIELD_SIZE 1
#define DSTS_DEVCTRLHLT_FIELD_OFFSET 22
#define DSTS_DEVCTRLHLT_FIELD_SIZE 1
#define DSTS_USBLNKST_FIELD_OFFSET 18
#define DSTS_USBLNKST_FIELD_SIZE 4
#define DSTS_RXFIFOEMPTY_FIELD_OFFSET 17
#define DSTS_RXFIFOEMPTY_FIELD_SIZE 1
#define DSTS_SOFFN_FIELD_OFFSET 3
#define DSTS_SOFFN_FIELD_SIZE 14
#define DSTS_CONNECTSPD_FIELD_OFFSET 0
#define DSTS_CONNECTSPD_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RESERVED_31_30_1    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RESERVED_31_30_0    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_DCNRD    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SRE    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RESERVED_27_26_1    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RESERVED_27_26_0    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RSS    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SSS    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_COREIDLE    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_DEVCTRLHLT    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_USBLNKST_3    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_USBLNKST_2    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_USBLNKST_1    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_USBLNKST_0    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_RXFIFOEMPTY    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_13    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_12    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_11    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_10    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_9    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_8    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_7    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_6    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_5    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_4    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_3    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_2    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_1    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_SOFFN_0    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_CONNECTSPD_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_CONNECTSPD_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DSTS_CONNECTSPD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DGCMDPAR
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DGCMDPAR (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x10<<0))
#define DGCMDPAR_PARAMETER_FIELD_OFFSET 0
#define DGCMDPAR_PARAMETER_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMDPAR_PARAMETER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DGCMD
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DGCMD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x14<<0))
#define DGCMD_RESERVED_31_16_FIELD_OFFSET 16
#define DGCMD_RESERVED_31_16_FIELD_SIZE 16
#define DGCMD_CMDSTATUS_FIELD_OFFSET 12
#define DGCMD_CMDSTATUS_FIELD_SIZE 4
#define DGCMD_RESERVED_11_FIELD_OFFSET 11
#define DGCMD_RESERVED_11_FIELD_SIZE 1
#define DGCMD_CMDACT_FIELD_OFFSET 10
#define DGCMD_CMDACT_FIELD_SIZE 1
#define DGCMD_RESERVED_9_FIELD_OFFSET 9
#define DGCMD_RESERVED_9_FIELD_SIZE 1
#define DGCMD_CMDIOC_FIELD_OFFSET 8
#define DGCMD_CMDIOC_FIELD_SIZE 1
#define DGCMD_CMDTYP_FIELD_OFFSET 0
#define DGCMD_CMDTYP_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDSTATUS_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDSTATUS_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDSTATUS_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDSTATUS_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDACT    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_RESERVED_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDIOC    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DGCMD_CMDTYP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DALEPENA
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DALEPENA (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x20<<0))
#define DALEPENA_USBACTEP_FIELD_OFFSET 0
#define DALEPENA_USBACTEP_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DALEPENA_USBACTEP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RSVD
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RSVD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x24<<0))
#define RSVD_RESERVED_31_0_FIELD_OFFSET 0
#define RSVD_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVD_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x100<<0))
#define DEPCMDPAR2_PARAMETER_FIELD_OFFSET 0
#define DEPCMDPAR2_PARAMETER_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR2_PARAMETER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1
// Register Offset : 0x104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x104<<0))
#define DEPCMDPAR1_PARAMETER_FIELD_OFFSET 0
#define DEPCMDPAR1_PARAMETER_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR1_PARAMETER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0
// Register Offset : 0x108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x108<<0))
#define DEPCMDPAR0_PARAMETER_FIELD_OFFSET 0
#define DEPCMDPAR0_PARAMETER_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMDPAR0_PARAMETER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEPCMD
// Register Offset : 0x10c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEPCMD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x10c<<0))
#define DEPCMD_COMMANDPARAM_FIELD_OFFSET 16
#define DEPCMD_COMMANDPARAM_FIELD_SIZE 16
#define DEPCMD_CMDSTATUS_FIELD_OFFSET 12
#define DEPCMD_CMDSTATUS_FIELD_SIZE 4
#define DEPCMD_HIPRI_FORCERM_FIELD_OFFSET 11
#define DEPCMD_HIPRI_FORCERM_FIELD_SIZE 1
#define DEPCMD_CMDACT_FIELD_OFFSET 10
#define DEPCMD_CMDACT_FIELD_SIZE 1
#define DEPCMD_RESERVED_9_FIELD_OFFSET 9
#define DEPCMD_RESERVED_9_FIELD_SIZE 1
#define DEPCMD_CMDIOC_FIELD_OFFSET 8
#define DEPCMD_CMDIOC_FIELD_SIZE 1
#define DEPCMD_RESERVED_7_4_FIELD_OFFSET 4
#define DEPCMD_RESERVED_7_4_FIELD_SIZE 4
#define DEPCMD_CMDTYP_FIELD_OFFSET 0
#define DEPCMD_CMDTYP_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_COMMANDPARAM_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDSTATUS_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDSTATUS_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDSTATUS_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDSTATUS_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_HIPRI_FORCERM    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDACT    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_RESERVED_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDIOC    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_RESERVED_7_4_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_RESERVED_7_4_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_RESERVED_7_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_RESERVED_7_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDTYP_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDTYP_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDTYP_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEPCMD_CMDTYP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DEV_IMOD
// Register Offset : 0x300
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DEV_IMOD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEV_BASE_ADDR + (0x300<<0))
#define DEV_IMOD_DEVICE_IMODC_FIELD_OFFSET 16
#define DEV_IMOD_DEVICE_IMODC_FIELD_SIZE 16
#define DEV_IMOD_DEVICE_IMODI_FIELD_OFFSET 0
#define DEV_IMOD_DEVICE_IMODI_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODC_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DEV_IMOD_DEVICE_IMODI_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_BC
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_BC_BASE_ADDR 0xcc30
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BCFG
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BCFG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_BC_BASE_ADDR + (0x0<<0))
#define BCFG_RESERVED_31_2_FIELD_OFFSET 2
#define BCFG_RESERVED_31_2_FIELD_SIZE 30
#define BCFG_IDDIG_SEL_FIELD_OFFSET 1
#define BCFG_IDDIG_SEL_FIELD_SIZE 1
#define BCFG_CHIRP_EN_FIELD_OFFSET 0
#define BCFG_CHIRP_EN_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_IDDIG_SEL    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCFG_CHIRP_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BCEVT
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BCEVT (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_BC_BASE_ADDR + (0x8<<0))
#define BCEVT_RESERVED_31_25_FIELD_OFFSET 25
#define BCEVT_RESERVED_31_25_FIELD_SIZE 7
#define BCEVT_MV_CHNGEVNT_FIELD_OFFSET 24
#define BCEVT_MV_CHNGEVNT_FIELD_SIZE 1
#define BCEVT_RESERVED_23_5_FIELD_OFFSET 5
#define BCEVT_RESERVED_23_5_FIELD_SIZE 19
#define BCEVT_MULTVALIDBC_FIELD_OFFSET 0
#define BCEVT_MULTVALIDBC_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MV_CHNGEVNT    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_18    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_17    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_16    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_15    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_14    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_13    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_12    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_11    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_10    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_9    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_8    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_RESERVED_23_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MULTVALIDBC_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MULTVALIDBC_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MULTVALIDBC_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MULTVALIDBC_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVT_MULTVALIDBC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_BCEVTEN
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_BCEVTEN (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_BC_BASE_ADDR + (0xc<<0))
#define BCEVTEN_RESERVED_31_25_FIELD_OFFSET 25
#define BCEVTEN_RESERVED_31_25_FIELD_SIZE 7
#define BCEVTEN_MV_CHNGEVNTENA_FIELD_OFFSET 24
#define BCEVTEN_MV_CHNGEVNTENA_FIELD_SIZE 1
#define BCEVTEN_RESERVED_23_0_FIELD_OFFSET 0
#define BCEVTEN_RESERVED_23_0_FIELD_SIZE 24

#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_MV_CHNGEVNTENA    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_BCEVTEN_RESERVED_23_0_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK_BASE_ADDR 0xd000
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK_BASE_ADDR + (0x0<<0))
#define LU1LFPSRXTIM_RESERVED_16_31_FIELD_OFFSET 16
#define LU1LFPSRXTIM_RESERVED_16_31_FIELD_SIZE 16
#define LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_FIELD_OFFSET 8
#define LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_FIELD_SIZE 8
#define LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_FIELD_OFFSET 0
#define LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_RESERVED_16_31_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_LFPS_EXIT_RX_CLK_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_LU1LFPSRXTIM_U1U2_EXIT_RSP_RX_CLK_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK_BASE_ADDR + (0x20<<0))
#define LINK_SETTINGS_RESERVED_31_FIELD_OFFSET 31
#define LINK_SETTINGS_RESERVED_31_FIELD_SIZE 1
#define LINK_SETTINGS_U1_RESID_TIMER_US_FIELD_OFFSET 28
#define LINK_SETTINGS_U1_RESID_TIMER_US_FIELD_SIZE 3
#define LINK_SETTINGS_RESERVED_27_FIELD_OFFSET 27
#define LINK_SETTINGS_RESERVED_27_FIELD_SIZE 1
#define LINK_SETTINGS_PM_LC_TIMER_US_FIELD_OFFSET 24
#define LINK_SETTINGS_PM_LC_TIMER_US_FIELD_SIZE 3
#define LINK_SETTINGS_PM_ENTRY_TIMER_US_FIELD_OFFSET 20
#define LINK_SETTINGS_PM_ENTRY_TIMER_US_FIELD_SIZE 4
#define LINK_SETTINGS_RESERVED_0_19_FIELD_OFFSET 0
#define LINK_SETTINGS_RESERVED_0_19_FIELD_SIZE 20

#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_U1_RESID_TIMER_US_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_U1_RESID_TIMER_US_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_U1_RESID_TIMER_US_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_LC_TIMER_US_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_LC_TIMER_US_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_LC_TIMER_US_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_ENTRY_TIMER_US_3    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_ENTRY_TIMER_US_2    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_ENTRY_TIMER_US_1    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_PM_ENTRY_TIMER_US_0    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_LINK_SETTINGS_RESERVED_0_19_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_LLUCTL
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_LLUCTL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK_BASE_ADDR + (0x24<<0))
#define LLUCTL_RESERVED_30_31_FIELD_OFFSET 30
#define LLUCTL_RESERVED_30_31_FIELD_SIZE 2
#define LLUCTL_SUPPORT_P4_PG_FIELD_OFFSET 29
#define LLUCTL_SUPPORT_P4_PG_FIELD_SIZE 1
#define LLUCTL_SUPPORT_P4_FIELD_OFFSET 28
#define LLUCTL_SUPPORT_P4_FIELD_SIZE 1
#define LLUCTL_RESERVED_24_27_FIELD_OFFSET 24
#define LLUCTL_RESERVED_24_27_FIELD_SIZE 4
#define LLUCTL_DISRXDET_LTSSM_TIMER_OVRRD_FIELD_OFFSET 23
#define LLUCTL_DISRXDET_LTSSM_TIMER_OVRRD_FIELD_SIZE 1
#define LLUCTL_RESERVED_13_22_FIELD_OFFSET 13
#define LLUCTL_RESERVED_13_22_FIELD_SIZE 10
#define LLUCTL_U2P3CPMOK_FIELD_OFFSET 12
#define LLUCTL_U2P3CPMOK_FIELD_SIZE 1
#define LLUCTL_EN_RESET_PIPE_AFTER_PHY_MUX_FIELD_OFFSET 11
#define LLUCTL_EN_RESET_PIPE_AFTER_PHY_MUX_FIELD_SIZE 1
#define LLUCTL_RESERVED_8_10_FIELD_OFFSET 8
#define LLUCTL_RESERVED_8_10_FIELD_SIZE 3
#define LLUCTL_MASK_PIPE_RESET_FIELD_OFFSET 7
#define LLUCTL_MASK_PIPE_RESET_FIELD_SIZE 1
#define LLUCTL_RESERVED_6_FIELD_OFFSET 6
#define LLUCTL_RESERVED_6_FIELD_SIZE 1
#define LLUCTL_NO_UX_EXIT_P0_TRANS_FIELD_OFFSET 5
#define LLUCTL_NO_UX_EXIT_P0_TRANS_FIELD_SIZE 1
#define LLUCTL_RESERVED_0_4_FIELD_OFFSET 0
#define LLUCTL_RESERVED_0_4_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_30_31_1    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_30_31_0    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_SUPPORT_P4_PG    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_SUPPORT_P4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_24_27_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_24_27_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_24_27_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_24_27_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_DISRXDET_LTSSM_TIMER_OVRRD    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_9    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_8    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_7    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_6    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_5    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_4    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_3    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_13_22_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_U2P3CPMOK    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_EN_RESET_PIPE_AFTER_PHY_MUX    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_8_10_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_8_10_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_8_10_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_MASK_PIPE_RESET    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_NO_UX_EXIT_P0_TRANS    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_0_4_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_0_4_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_0_4_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_0_4_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_LLUCTL_RESERVED_0_4_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY
// Register Offset : 0x28
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_LINK_BASE_ADDR + (0x28<<0))
#define LPTMDPDELAY_RESERVED_22_31_FIELD_OFFSET 22
#define LPTMDPDELAY_RESERVED_22_31_FIELD_SIZE 10
#define LPTMDPDELAY_P3CPMP4_RESIDENCY_FIELD_OFFSET 10
#define LPTMDPDELAY_P3CPMP4_RESIDENCY_FIELD_SIZE 12
#define LPTMDPDELAY_RESERVED_0_9_FIELD_OFFSET 0
#define LPTMDPDELAY_RESERVED_0_9_FIELD_SIZE 10

#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_9    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_8    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_7    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_6    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_5    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_4    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_3    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_2    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_1    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_22_31_0    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_11    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_10    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_9    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_8    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_7    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_6    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_5    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_4    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_P3CPMP4_RESIDENCY_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_LPTMDPDELAY_RESERVED_0_9_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_BASE_ADDR 0xd800
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_U3RHBDBG
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_U3RHBDBG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_BASE_ADDR + (0x0<<0))
#define U3RHBDBG_RESERVED_1_FIELD_OFFSET 4
#define U3RHBDBG_RESERVED_1_FIELD_SIZE 28
#define U3RHBDBG_TPCFG_TOUT_CTRL_FIELD_OFFSET 3
#define U3RHBDBG_TPCFG_TOUT_CTRL_FIELD_SIZE 1
#define U3RHBDBG_RESERVED_0_2_FIELD_OFFSET 0
#define U3RHBDBG_RESERVED_0_2_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_1_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_TPCFG_TOUT_CTRL    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_0_2_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_0_2_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_U3RHBDBG_RESERVED_0_2_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR 0x0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_CAPLENGTH
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_CAPLENGTH (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x0<<0))
#define CAPLENGTH_HCIVERSION_FIELD_OFFSET 16
#define CAPLENGTH_HCIVERSION_FIELD_SIZE 16
#define CAPLENGTH_RESERVED_15_8_FIELD_OFFSET 8
#define CAPLENGTH_RESERVED_15_8_FIELD_SIZE 8
#define CAPLENGTH_CAPLENGTH_FIELD_OFFSET 0
#define CAPLENGTH_CAPLENGTH_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_HCIVERSION_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_CAPLENGTH_CAPLENGTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x4<<0))
#define HCSPARAMS1_MAXPORTS_FIELD_OFFSET 24
#define HCSPARAMS1_MAXPORTS_FIELD_SIZE 8
#define HCSPARAMS1_RESERVED_23_19_FIELD_OFFSET 19
#define HCSPARAMS1_RESERVED_23_19_FIELD_SIZE 5
#define HCSPARAMS1_MAXINTRS_FIELD_OFFSET 8
#define HCSPARAMS1_MAXINTRS_FIELD_SIZE 11
#define HCSPARAMS1_MAXSLOTS_FIELD_OFFSET 0
#define HCSPARAMS1_MAXSLOTS_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXPORTS_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_RESERVED_23_19_4    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_RESERVED_23_19_3    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_RESERVED_23_19_2    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_RESERVED_23_19_1    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_RESERVED_23_19_0    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXINTRS_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS1_MAXSLOTS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x8<<0))
#define HCSPARAMS2_MAXSCRATCHPADBUFS_FIELD_OFFSET 27
#define HCSPARAMS2_MAXSCRATCHPADBUFS_FIELD_SIZE 5
#define HCSPARAMS2_SPR_FIELD_OFFSET 26
#define HCSPARAMS2_SPR_FIELD_SIZE 1
#define HCSPARAMS2_MAXSCRATCHPADBUFS_HI_FIELD_OFFSET 21
#define HCSPARAMS2_MAXSCRATCHPADBUFS_HI_FIELD_SIZE 5
#define HCSPARAMS2_RESERVED_20_8_FIELD_OFFSET 8
#define HCSPARAMS2_RESERVED_20_8_FIELD_SIZE 13
#define HCSPARAMS2_ERSTMAX_FIELD_OFFSET 4
#define HCSPARAMS2_ERSTMAX_FIELD_SIZE 4
#define HCSPARAMS2_IST_FIELD_OFFSET 0
#define HCSPARAMS2_IST_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_4    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_3    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_2    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_1    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_0    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_SPR    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_4    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_3    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_2    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_12    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_11    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_10    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_9    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_8    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_RESERVED_20_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_ERSTMAX_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_ERSTMAX_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_ERSTMAX_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_ERSTMAX_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_IST_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_IST_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_IST_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS2_IST_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0xc<<0))
#define HCSPARAMS3_U2_DEVICE_EXIT_LAT_FIELD_OFFSET 16
#define HCSPARAMS3_U2_DEVICE_EXIT_LAT_FIELD_SIZE 16
#define HCSPARAMS3_RESERVED_15_8_FIELD_OFFSET 8
#define HCSPARAMS3_RESERVED_15_8_FIELD_SIZE 8
#define HCSPARAMS3_U1_DEVICE_EXIT_LAT_FIELD_OFFSET 0
#define HCSPARAMS3_U1_DEVICE_EXIT_LAT_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U2_DEVICE_EXIT_LAT_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCSPARAMS3_U1_DEVICE_EXIT_LAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x10<<0))
#define HCCPARAMS1_XECP_FIELD_OFFSET 16
#define HCCPARAMS1_XECP_FIELD_SIZE 16
#define HCCPARAMS1_MAXPSASIZE_FIELD_OFFSET 12
#define HCCPARAMS1_MAXPSASIZE_FIELD_SIZE 4
#define HCCPARAMS1_CFC_FIELD_OFFSET 11
#define HCCPARAMS1_CFC_FIELD_SIZE 1
#define HCCPARAMS1_SEC_FIELD_OFFSET 10
#define HCCPARAMS1_SEC_FIELD_SIZE 1
#define HCCPARAMS1_SPC_FIELD_OFFSET 9
#define HCCPARAMS1_SPC_FIELD_SIZE 1
#define HCCPARAMS1_PAE_FIELD_OFFSET 8
#define HCCPARAMS1_PAE_FIELD_SIZE 1
#define HCCPARAMS1_NSS_FIELD_OFFSET 7
#define HCCPARAMS1_NSS_FIELD_SIZE 1
#define HCCPARAMS1_LTC_FIELD_OFFSET 6
#define HCCPARAMS1_LTC_FIELD_SIZE 1
#define HCCPARAMS1_LHRC_FIELD_OFFSET 5
#define HCCPARAMS1_LHRC_FIELD_SIZE 1
#define HCCPARAMS1_PIND_FIELD_OFFSET 4
#define HCCPARAMS1_PIND_FIELD_SIZE 1
#define HCCPARAMS1_PPC_FIELD_OFFSET 3
#define HCCPARAMS1_PPC_FIELD_SIZE 1
#define HCCPARAMS1_CSZ_FIELD_OFFSET 2
#define HCCPARAMS1_CSZ_FIELD_SIZE 1
#define HCCPARAMS1_BNC_FIELD_OFFSET 1
#define HCCPARAMS1_BNC_FIELD_SIZE 1
#define HCCPARAMS1_AC64_FIELD_OFFSET 0
#define HCCPARAMS1_AC64_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_XECP_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_MAXPSASIZE_3    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_MAXPSASIZE_2    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_MAXPSASIZE_1    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_MAXPSASIZE_0    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_CFC    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_SEC    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_SPC    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_PAE    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_NSS    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_LTC    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_LHRC    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_PIND    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_PPC    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_CSZ    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_BNC    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS1_AC64    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DBOFF
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DBOFF (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x14<<0))
#define DBOFF_DOORBELL_ARRAY_OFFSET_FIELD_OFFSET 2
#define DBOFF_DOORBELL_ARRAY_OFFSET_FIELD_SIZE 30
#define DBOFF_RESERVED_1_0_FIELD_OFFSET 0
#define DBOFF_RESERVED_1_0_FIELD_SIZE 2

#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_29    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_28    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_27    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_26    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_25    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_24    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_23    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_22    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_21    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_20    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_19    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_18    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_17    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_16    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_15    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_14    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_13    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_12    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_11    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_10    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_9    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_8    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_DOORBELL_ARRAY_OFFSET_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_RESERVED_1_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DBOFF_RESERVED_1_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RTSOFF
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RTSOFF (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x18<<0))
#define RTSOFF_RUNTIME_REG_SPACE_OFFSET_FIELD_OFFSET 5
#define RTSOFF_RUNTIME_REG_SPACE_OFFSET_FIELD_SIZE 27
#define RTSOFF_RESERVED_4_0_FIELD_OFFSET 0
#define RTSOFF_RESERVED_4_0_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_26    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_25    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_24    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_23    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_22    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_21    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_20    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_19    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_18    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_17    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_16    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_15    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_14    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_13    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_12    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_11    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_10    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_9    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_8    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RUNTIME_REG_SPACE_OFFSET_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RESERVED_4_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RESERVED_4_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RESERVED_4_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RESERVED_4_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RTSOFF_RESERVED_4_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_EXTENSIBLE_HOST_CNTRL_CAP_REGS_BASE_ADDR + (0x1c<<0))
#define HCCPARAMS2_RESERVED_31_6_FIELD_OFFSET 6
#define HCCPARAMS2_RESERVED_31_6_FIELD_SIZE 26
#define HCCPARAMS2_CIC_FIELD_OFFSET 5
#define HCCPARAMS2_CIC_FIELD_SIZE 1
#define HCCPARAMS2_LEC_FIELD_OFFSET 4
#define HCCPARAMS2_LEC_FIELD_SIZE 1
#define HCCPARAMS2_CTC_FIELD_OFFSET 3
#define HCCPARAMS2_CTC_FIELD_SIZE 1
#define HCCPARAMS2_FSC_FIELD_OFFSET 2
#define HCCPARAMS2_FSC_FIELD_SIZE 1
#define HCCPARAMS2_CMC_FIELD_OFFSET 1
#define HCCPARAMS2_CMC_FIELD_SIZE 1
#define HCCPARAMS2_U3C_FIELD_OFFSET 0
#define HCCPARAMS2_U3C_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_25    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_24    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_23    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_22    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_21    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_20    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_19    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_18    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_17    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_16    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_15    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_14    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_13    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_12    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_11    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_10    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_9    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_8    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_7    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_6    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_5    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_4    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_3    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_2    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_RESERVED_31_6_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_CIC    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_LEC    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_CTC    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_FSC    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_CMC    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_HCCPARAMS2_U3C    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR 0x20
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_USBCMD
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_USBCMD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x0<<0))
#define USBCMD_RESERVED_31_14_FIELD_OFFSET 14
#define USBCMD_RESERVED_31_14_FIELD_SIZE 18
#define USBCMD_CME_FIELD_OFFSET 13
#define USBCMD_CME_FIELD_SIZE 1
#define USBCMD_RESERVED_12_FIELD_OFFSET 12
#define USBCMD_RESERVED_12_FIELD_SIZE 1
#define USBCMD_EU3S_FIELD_OFFSET 11
#define USBCMD_EU3S_FIELD_SIZE 1
#define USBCMD_EWE_FIELD_OFFSET 10
#define USBCMD_EWE_FIELD_SIZE 1
#define USBCMD_CRS_FIELD_OFFSET 9
#define USBCMD_CRS_FIELD_SIZE 1
#define USBCMD_CSS_FIELD_OFFSET 8
#define USBCMD_CSS_FIELD_SIZE 1
#define USBCMD_LHCRST_FIELD_OFFSET 7
#define USBCMD_LHCRST_FIELD_SIZE 1
#define USBCMD_RESERVED_6_4_FIELD_OFFSET 4
#define USBCMD_RESERVED_6_4_FIELD_SIZE 3
#define USBCMD_HSEE_FIELD_OFFSET 3
#define USBCMD_HSEE_FIELD_SIZE 1
#define USBCMD_INTE_FIELD_OFFSET 2
#define USBCMD_INTE_FIELD_SIZE 1
#define USBCMD_HCRST_FIELD_OFFSET 1
#define USBCMD_HCRST_FIELD_SIZE 1
#define USBCMD_R_S_FIELD_OFFSET 0
#define USBCMD_R_S_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_CME    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_EU3S    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_EWE    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_CRS    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_CSS    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_LHCRST    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_6_4_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_6_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_RESERVED_6_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_HSEE    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_INTE    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_HCRST    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBCMD_R_S    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_USBSTS
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_USBSTS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x4<<0))
#define USBSTS_RESERVED_31_13_FIELD_OFFSET 13
#define USBSTS_RESERVED_31_13_FIELD_SIZE 19
#define USBSTS_HCE_FIELD_OFFSET 12
#define USBSTS_HCE_FIELD_SIZE 1
#define USBSTS_CNR_FIELD_OFFSET 11
#define USBSTS_CNR_FIELD_SIZE 1
#define USBSTS_SRE_FIELD_OFFSET 10
#define USBSTS_SRE_FIELD_SIZE 1
#define USBSTS_RSS_FIELD_OFFSET 9
#define USBSTS_RSS_FIELD_SIZE 1
#define USBSTS_SSS_FIELD_OFFSET 8
#define USBSTS_SSS_FIELD_SIZE 1
#define USBSTS_RESERVED_7_5_FIELD_OFFSET 5
#define USBSTS_RESERVED_7_5_FIELD_SIZE 3
#define USBSTS_PCD_FIELD_OFFSET 4
#define USBSTS_PCD_FIELD_SIZE 1
#define USBSTS_EINT_FIELD_OFFSET 3
#define USBSTS_EINT_FIELD_SIZE 1
#define USBSTS_HSE_FIELD_OFFSET 2
#define USBSTS_HSE_FIELD_SIZE 1
#define USBSTS_RESERVED_1_FIELD_OFFSET 1
#define USBSTS_RESERVED_1_FIELD_SIZE 1
#define USBSTS_HCH_FIELD_OFFSET 0
#define USBSTS_HCH_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_HCE    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_CNR    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_SRE    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RSS    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_SSS    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_7_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_7_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_7_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_PCD    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_EINT    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_HSE    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_RESERVED_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBSTS_HCH    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PAGESIZE
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PAGESIZE (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x8<<0))
#define PAGESIZE_RESERVED_31_16_FIELD_OFFSET 16
#define PAGESIZE_RESERVED_31_16_FIELD_SIZE 16
#define PAGESIZE_PAGE_SIZE_FIELD_OFFSET 0
#define PAGESIZE_PAGE_SIZE_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PAGESIZE_PAGE_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DNCTRL
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DNCTRL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x14<<0))
#define DNCTRL_RESERVED_31_16_FIELD_OFFSET 16
#define DNCTRL_RESERVED_31_16_FIELD_SIZE 16
#define DNCTRL_N0_N15_FIELD_OFFSET 0
#define DNCTRL_N0_N15_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DNCTRL_N0_N15_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_CRCR_LO
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_CRCR_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x18<<0))
#define CRCR_LO_CMD_RING_PNTR_FIELD_OFFSET 6
#define CRCR_LO_CMD_RING_PNTR_FIELD_SIZE 26
#define CRCR_LO_RESERVED_5_4_FIELD_OFFSET 4
#define CRCR_LO_RESERVED_5_4_FIELD_SIZE 2
#define CRCR_LO_CRR_FIELD_OFFSET 3
#define CRCR_LO_CRR_FIELD_SIZE 1
#define CRCR_LO_CA_FIELD_OFFSET 2
#define CRCR_LO_CA_FIELD_SIZE 1
#define CRCR_LO_CS_FIELD_OFFSET 1
#define CRCR_LO_CS_FIELD_SIZE 1
#define CRCR_LO_RCS_FIELD_OFFSET 0
#define CRCR_LO_RCS_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_25    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_24    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_23    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_22    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_21    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_20    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_19    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_18    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_17    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_16    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_15    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_14    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_13    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_12    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_11    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_10    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_9    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_8    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_7    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_6    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_5    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_4    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_3    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_2    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CMD_RING_PNTR_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_RESERVED_5_4_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_RESERVED_5_4_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CRR    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CA    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_CS    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_LO_RCS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_CRCR_HI
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_CRCR_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x1c<<0))
#define CRCR_HI_CMD_RING_PNTR_FIELD_OFFSET 0
#define CRCR_HI_CMD_RING_PNTR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_CRCR_HI_CMD_RING_PNTR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO
// Register Offset : 0x30
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x30<<0))
#define DCBAAP_LO_DEVICE_CONTEXT_BAAP_FIELD_OFFSET 6
#define DCBAAP_LO_DEVICE_CONTEXT_BAAP_FIELD_SIZE 26
#define DCBAAP_LO_RESERVED_5_0_FIELD_OFFSET 0
#define DCBAAP_LO_RESERVED_5_0_FIELD_SIZE 6

#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_25    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_24    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_23    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_22    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_21    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_20    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_19    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_18    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_17    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_16    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_15    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_14    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_13    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_12    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_11    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_10    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_9    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_8    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_7    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_6    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_5    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_4    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_3    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_2    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_DEVICE_CONTEXT_BAAP_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_LO_RESERVED_5_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI
// Register Offset : 0x34
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x34<<0))
#define DCBAAP_HI_DEVICE_CONTEXT_BAAP_FIELD_OFFSET 0
#define DCBAAP_HI_DEVICE_CONTEXT_BAAP_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCBAAP_HI_DEVICE_CONTEXT_BAAP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_CONFIG
// Register Offset : 0x38
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_CONFIG (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_OPER_REGS_BASE_ADDR + (0x38<<0))
#define CONFIG_RESERVED_31_10_FIELD_OFFSET 10
#define CONFIG_RESERVED_31_10_FIELD_SIZE 22
#define CONFIG_CIE_FIELD_OFFSET 9
#define CONFIG_CIE_FIELD_SIZE 1
#define CONFIG_U3E_FIELD_OFFSET 8
#define CONFIG_U3E_FIELD_SIZE 1
#define CONFIG_MAXSLOTSEN_FIELD_OFFSET 0
#define CONFIG_MAXSLOTSEN_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_CIE    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_U3E    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_CONFIG_MAXSLOTSEN_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR 0x420
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTSC_20
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTSC_20 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x0<<0))
#define PORTSC_20_RESERVED_31_FIELD_OFFSET 31
#define PORTSC_20_RESERVED_31_FIELD_SIZE 1
#define PORTSC_20_DR_FIELD_OFFSET 30
#define PORTSC_20_DR_FIELD_SIZE 1
#define PORTSC_20_RESERVED_29_28_FIELD_OFFSET 28
#define PORTSC_20_RESERVED_29_28_FIELD_SIZE 2
#define PORTSC_20_WOE_FIELD_OFFSET 27
#define PORTSC_20_WOE_FIELD_SIZE 1
#define PORTSC_20_WDE_FIELD_OFFSET 26
#define PORTSC_20_WDE_FIELD_SIZE 1
#define PORTSC_20_WCE_FIELD_OFFSET 25
#define PORTSC_20_WCE_FIELD_SIZE 1
#define PORTSC_20_CAS_FIELD_OFFSET 24
#define PORTSC_20_CAS_FIELD_SIZE 1
#define PORTSC_20_RESERVED_23_FIELD_OFFSET 23
#define PORTSC_20_RESERVED_23_FIELD_SIZE 1
#define PORTSC_20_PLC_FIELD_OFFSET 22
#define PORTSC_20_PLC_FIELD_SIZE 1
#define PORTSC_20_PRC_FIELD_OFFSET 21
#define PORTSC_20_PRC_FIELD_SIZE 1
#define PORTSC_20_OCC_FIELD_OFFSET 20
#define PORTSC_20_OCC_FIELD_SIZE 1
#define PORTSC_20_RESERVED_19_FIELD_OFFSET 19
#define PORTSC_20_RESERVED_19_FIELD_SIZE 1
#define PORTSC_20_PEC_FIELD_OFFSET 18
#define PORTSC_20_PEC_FIELD_SIZE 1
#define PORTSC_20_CSC_FIELD_OFFSET 17
#define PORTSC_20_CSC_FIELD_SIZE 1
#define PORTSC_20_LWS_FIELD_OFFSET 16
#define PORTSC_20_LWS_FIELD_SIZE 1
#define PORTSC_20_PIC_FIELD_OFFSET 14
#define PORTSC_20_PIC_FIELD_SIZE 2
#define PORTSC_20_PORTSPEED_FIELD_OFFSET 10
#define PORTSC_20_PORTSPEED_FIELD_SIZE 4
#define PORTSC_20_PP_FIELD_OFFSET 9
#define PORTSC_20_PP_FIELD_SIZE 1
#define PORTSC_20_PLS_FIELD_OFFSET 5
#define PORTSC_20_PLS_FIELD_SIZE 4
#define PORTSC_20_PR_FIELD_OFFSET 4
#define PORTSC_20_PR_FIELD_SIZE 1
#define PORTSC_20_OCA_FIELD_OFFSET 3
#define PORTSC_20_OCA_FIELD_SIZE 1
#define PORTSC_20_RESERVED_2_FIELD_OFFSET 2
#define PORTSC_20_RESERVED_2_FIELD_SIZE 1
#define PORTSC_20_PED_FIELD_OFFSET 1
#define PORTSC_20_PED_FIELD_SIZE 1
#define PORTSC_20_CCS_FIELD_OFFSET 0
#define PORTSC_20_CCS_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_DR    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_29_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_29_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_WOE    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_WDE    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_WCE    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_CAS    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PLC    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PRC    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_OCC    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PEC    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_CSC    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_LWS    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PIC_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PIC_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PORTSPEED_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PORTSPEED_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PORTSPEED_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PORTSPEED_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PP    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PLS_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PLS_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PLS_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PLS_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PR    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_OCA    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_RESERVED_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_PED    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_20_CCS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x4<<0))
#define PORTPMSC_20_PRTTSTCTRL_FIELD_OFFSET 28
#define PORTPMSC_20_PRTTSTCTRL_FIELD_SIZE 4
#define PORTPMSC_20_RESERVED_27_17_FIELD_OFFSET 17
#define PORTPMSC_20_RESERVED_27_17_FIELD_SIZE 11
#define PORTPMSC_20_HLE_FIELD_OFFSET 16
#define PORTPMSC_20_HLE_FIELD_SIZE 1
#define PORTPMSC_20_L1DSLOT_FIELD_OFFSET 8
#define PORTPMSC_20_L1DSLOT_FIELD_SIZE 8
#define PORTPMSC_20_HIRD_FIELD_OFFSET 4
#define PORTPMSC_20_HIRD_FIELD_SIZE 4
#define PORTPMSC_20_RWE_FIELD_OFFSET 3
#define PORTPMSC_20_RWE_FIELD_SIZE 1
#define PORTPMSC_20_L1S_FIELD_OFFSET 0
#define PORTPMSC_20_L1S_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_PRTTSTCTRL_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_PRTTSTCTRL_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_PRTTSTCTRL_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_PRTTSTCTRL_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_10    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_9    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_8    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_7    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RESERVED_27_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_HLE    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1DSLOT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_HIRD_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_HIRD_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_HIRD_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_HIRD_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_RWE    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1S_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1S_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_20_L1S_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTLI_20
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTLI_20 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x8<<0))
#define PORTLI_20_RESERVED_31_0_FIELD_OFFSET 0
#define PORTLI_20_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_20_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0xc<<0))
#define PORTHLPMC_20_RESERVED_31_14_FIELD_OFFSET 14
#define PORTHLPMC_20_RESERVED_31_14_FIELD_SIZE 18
#define PORTHLPMC_20_HIRDD_FIELD_OFFSET 10
#define PORTHLPMC_20_HIRDD_FIELD_SIZE 4
#define PORTHLPMC_20_L1_TIMEOUT_FIELD_OFFSET 2
#define PORTHLPMC_20_L1_TIMEOUT_FIELD_SIZE 8
#define PORTHLPMC_20_HIRDM_FIELD_OFFSET 0
#define PORTHLPMC_20_HIRDM_FIELD_SIZE 2

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDD_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDD_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDD_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDD_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_L1_TIMEOUT_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDM_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_20_HIRDM_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTSC_30
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTSC_30 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x10<<0))
#define PORTSC_30_WPR_FIELD_OFFSET 31
#define PORTSC_30_WPR_FIELD_SIZE 1
#define PORTSC_30_DR_FIELD_OFFSET 30
#define PORTSC_30_DR_FIELD_SIZE 1
#define PORTSC_30_RESERVED_29_28_FIELD_OFFSET 28
#define PORTSC_30_RESERVED_29_28_FIELD_SIZE 2
#define PORTSC_30_WOE_FIELD_OFFSET 27
#define PORTSC_30_WOE_FIELD_SIZE 1
#define PORTSC_30_WDE_FIELD_OFFSET 26
#define PORTSC_30_WDE_FIELD_SIZE 1
#define PORTSC_30_WCE_FIELD_OFFSET 25
#define PORTSC_30_WCE_FIELD_SIZE 1
#define PORTSC_30_CAS_FIELD_OFFSET 24
#define PORTSC_30_CAS_FIELD_SIZE 1
#define PORTSC_30_CEC_FIELD_OFFSET 23
#define PORTSC_30_CEC_FIELD_SIZE 1
#define PORTSC_30_PLC_FIELD_OFFSET 22
#define PORTSC_30_PLC_FIELD_SIZE 1
#define PORTSC_30_PRC_FIELD_OFFSET 21
#define PORTSC_30_PRC_FIELD_SIZE 1
#define PORTSC_30_OCC_FIELD_OFFSET 20
#define PORTSC_30_OCC_FIELD_SIZE 1
#define PORTSC_30_WRC_FIELD_OFFSET 19
#define PORTSC_30_WRC_FIELD_SIZE 1
#define PORTSC_30_PEC_FIELD_OFFSET 18
#define PORTSC_30_PEC_FIELD_SIZE 1
#define PORTSC_30_CSC_FIELD_OFFSET 17
#define PORTSC_30_CSC_FIELD_SIZE 1
#define PORTSC_30_LWS_FIELD_OFFSET 16
#define PORTSC_30_LWS_FIELD_SIZE 1
#define PORTSC_30_PIC_FIELD_OFFSET 14
#define PORTSC_30_PIC_FIELD_SIZE 2
#define PORTSC_30_PORTSPEED_FIELD_OFFSET 10
#define PORTSC_30_PORTSPEED_FIELD_SIZE 4
#define PORTSC_30_PP_FIELD_OFFSET 9
#define PORTSC_30_PP_FIELD_SIZE 1
#define PORTSC_30_PLS_FIELD_OFFSET 5
#define PORTSC_30_PLS_FIELD_SIZE 4
#define PORTSC_30_PR_FIELD_OFFSET 4
#define PORTSC_30_PR_FIELD_SIZE 1
#define PORTSC_30_OCA_FIELD_OFFSET 3
#define PORTSC_30_OCA_FIELD_SIZE 1
#define PORTSC_30_RESERVED_2_FIELD_OFFSET 2
#define PORTSC_30_RESERVED_2_FIELD_SIZE 1
#define PORTSC_30_PED_FIELD_OFFSET 1
#define PORTSC_30_PED_FIELD_SIZE 1
#define PORTSC_30_CCS_FIELD_OFFSET 0
#define PORTSC_30_CCS_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_WPR    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_DR    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_RESERVED_29_28_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_RESERVED_29_28_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_WOE    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_WDE    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_WCE    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_CAS    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_CEC    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PLC    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PRC    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_OCC    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_WRC    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PEC    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_CSC    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_LWS    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PIC_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PIC_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PORTSPEED_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PORTSPEED_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PORTSPEED_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PORTSPEED_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PP    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PLS_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PLS_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PLS_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PLS_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PR    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_OCA    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_RESERVED_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_PED    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTSC_30_CCS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x14<<0))
#define PORTPMSC_30_RESERVED_31_17_FIELD_OFFSET 17
#define PORTPMSC_30_RESERVED_31_17_FIELD_SIZE 15
#define PORTPMSC_30_FLA_FIELD_OFFSET 16
#define PORTPMSC_30_FLA_FIELD_SIZE 1
#define PORTPMSC_30_U2_TIMEOUT_FIELD_OFFSET 8
#define PORTPMSC_30_U2_TIMEOUT_FIELD_SIZE 8
#define PORTPMSC_30_U1_TIMEOUT_FIELD_OFFSET 0
#define PORTPMSC_30_U1_TIMEOUT_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_FLA    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U2_TIMEOUT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTPMSC_30_U1_TIMEOUT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTLI_30
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTLI_30 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x18<<0))
#define PORTLI_30_RESERVED_31_16_FIELD_OFFSET 16
#define PORTLI_30_RESERVED_31_16_FIELD_SIZE 16
#define PORTLI_30_LINK_ERROR_COUNT_FIELD_OFFSET 0
#define PORTLI_30_LINK_ERROR_COUNT_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTLI_30_LINK_ERROR_COUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_PORT_REG_SET_BASE_ADDR + (0x1c<<0))
#define PORTHLPMC_30_RESERVED_31_0_FIELD_OFFSET 0
#define PORTHLPMC_30_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_PORTHLPMC_30_RESERVED_31_0_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_RUNTIME_REGS
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_RUNTIME_REGS_BASE_ADDR 0x440
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_MFINDEX
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_MFINDEX (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_RUNTIME_REGS_BASE_ADDR + (0x0<<0))
#define MFINDEX_RESERVED_31_14_FIELD_OFFSET 14
#define MFINDEX_RESERVED_31_14_FIELD_SIZE 18
#define MFINDEX_MICROFRAME_INDEX_FIELD_OFFSET 0
#define MFINDEX_MICROFRAME_INDEX_FIELD_SIZE 14

#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_MFINDEX_MICROFRAME_INDEX_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RSVDZ
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RSVDZ (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HOST_CNTRL_RUNTIME_REGS_BASE_ADDR + (0x4<<0))
#define RSVDZ_RESERVED_31_0_FIELD_OFFSET 0
#define RSVDZ_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDZ_RESERVED_31_0_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR 0x460
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_IMAN
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_IMAN (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x0<<0))
#define IMAN_RESERVED_31_2_FIELD_OFFSET 2
#define IMAN_RESERVED_31_2_FIELD_SIZE 30
#define IMAN_IE_FIELD_OFFSET 1
#define IMAN_IE_FIELD_SIZE 1
#define IMAN_IP_FIELD_OFFSET 0
#define IMAN_IP_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_IE    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMAN_IP    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_IMOD
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_IMOD (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x4<<0))
#define IMOD_IMODC_FIELD_OFFSET 16
#define IMOD_IMODC_FIELD_SIZE 16
#define IMOD_IMODI_FIELD_OFFSET 0
#define IMOD_IMODI_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODC_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_IMOD_IMODI_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_ERSTSZ
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_ERSTSZ (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x8<<0))
#define ERSTSZ_RESERVED_31_16_FIELD_OFFSET 16
#define ERSTSZ_RESERVED_31_16_FIELD_SIZE 16
#define ERSTSZ_ERS_TABLE_SIZE_FIELD_OFFSET 0
#define ERSTSZ_ERS_TABLE_SIZE_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTSZ_ERS_TABLE_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_RSVDP
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_RSVDP (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0xc<<0))
#define RSVDP_RESERVED_31_0_FIELD_OFFSET 0
#define RSVDP_RESERVED_31_0_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_RSVDP_RESERVED_31_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x10<<0))
#define ERSTBA_LO_ERS_TABLE_BAR_FIELD_OFFSET 6
#define ERSTBA_LO_ERS_TABLE_BAR_FIELD_SIZE 26
#define ERSTBA_LO_RESERVED_5_0_FIELD_OFFSET 0
#define ERSTBA_LO_RESERVED_5_0_FIELD_SIZE 6

#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_25    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_24    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_23    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_22    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_21    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_20    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_19    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_18    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_17    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_16    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_15    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_14    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_13    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_12    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_11    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_10    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_9    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_8    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_7    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_6    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_5    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_4    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_3    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_2    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_1    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_ERS_TABLE_BAR_0    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_LO_RESERVED_5_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x14<<0))
#define ERSTBA_HI_ERS_TABLE_BAR_FIELD_OFFSET 0
#define ERSTBA_HI_ERS_TABLE_BAR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERSTBA_HI_ERS_TABLE_BAR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_ERDP_LO
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_ERDP_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x18<<0))
#define ERDP_LO_ERD_PNTR_FIELD_OFFSET 4
#define ERDP_LO_ERD_PNTR_FIELD_SIZE 28
#define ERDP_LO_EHB_FIELD_OFFSET 3
#define ERDP_LO_EHB_FIELD_SIZE 1
#define ERDP_LO_DESI_FIELD_OFFSET 0
#define ERDP_LO_DESI_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_ERD_PNTR_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_EHB    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_DESI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_DESI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_LO_DESI_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_ERDP_HI
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_ERDP_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_INTERRUPTER_REGS_BASE_ADDR + (0x1c<<0))
#define ERDP_HI_ERD_PNTR_FIELD_OFFSET 0
#define ERDP_HI_ERD_PNTR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_ERDP_HI_ERD_PNTR_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DOORBELL_REGISTER
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DOORBELL_REGISTER_BASE_ADDR 0x480
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DB
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DB (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DOORBELL_REGISTER_BASE_ADDR + (0x0<<0))
#define DB_DB_STREAM_ID_FIELD_OFFSET 16
#define DB_DB_STREAM_ID_FIELD_SIZE 16
#define DB_RESERVED_15_8_FIELD_OFFSET 8
#define DB_RESERVED_15_8_FIELD_SIZE 8
#define DB_DB_TARGET_FIELD_OFFSET 0
#define DB_DB_TARGET_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_STREAM_ID_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DB_DB_TARGET_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HC_EXTENDED_CAPABILITY_REGISTER
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HC_EXTENDED_CAPABILITY_REGISTER_BASE_ADDR 0x880
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_USBLEGSUP
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_USBLEGSUP (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HC_EXTENDED_CAPABILITY_REGISTER_BASE_ADDR + (0x0<<0))
#define USBLEGSUP_RESERVED_31_25_FIELD_OFFSET 25
#define USBLEGSUP_RESERVED_31_25_FIELD_SIZE 7
#define USBLEGSUP_HC_OS_OWNED_FIELD_OFFSET 24
#define USBLEGSUP_HC_OS_OWNED_FIELD_SIZE 1
#define USBLEGSUP_RESERVED_23_17_FIELD_OFFSET 17
#define USBLEGSUP_RESERVED_23_17_FIELD_SIZE 7
#define USBLEGSUP_HC_BIOS_OWNED_FIELD_OFFSET 16
#define USBLEGSUP_HC_BIOS_OWNED_FIELD_SIZE 1
#define USBLEGSUP_NEXT_CAPABILITY_POINTER_FIELD_OFFSET 8
#define USBLEGSUP_NEXT_CAPABILITY_POINTER_FIELD_SIZE 8
#define USBLEGSUP_CAPABILITY_ID_FIELD_OFFSET 0
#define USBLEGSUP_CAPABILITY_ID_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_HC_OS_OWNED    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_6    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_5    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_4    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_3    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_RESERVED_23_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_HC_BIOS_OWNED    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_NEXT_CAPABILITY_POINTER_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGSUP_CAPABILITY_ID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_HC_EXTENDED_CAPABILITY_REGISTER_BASE_ADDR + (0x4<<0))
#define USBLEGCTLSTS_SMI_ON_BAR_FIELD_OFFSET 31
#define USBLEGCTLSTS_SMI_ON_BAR_FIELD_SIZE 1
#define USBLEGCTLSTS_SMI_ON_PCI_FIELD_OFFSET 30
#define USBLEGCTLSTS_SMI_ON_PCI_FIELD_SIZE 1
#define USBLEGCTLSTS_SMI_ON_OS_FIELD_OFFSET 29
#define USBLEGCTLSTS_SMI_ON_OS_FIELD_SIZE 1
#define USBLEGCTLSTS_RESERVED_28_21_FIELD_OFFSET 21
#define USBLEGCTLSTS_RESERVED_28_21_FIELD_SIZE 8
#define USBLEGCTLSTS_SMI_ON_HOST_FIELD_OFFSET 20
#define USBLEGCTLSTS_SMI_ON_HOST_FIELD_SIZE 1
#define USBLEGCTLSTS_RESERVED_19_17_FIELD_OFFSET 17
#define USBLEGCTLSTS_RESERVED_19_17_FIELD_SIZE 3
#define USBLEGCTLSTS_SMI_ON_EVENT_FIELD_OFFSET 16
#define USBLEGCTLSTS_SMI_ON_EVENT_FIELD_SIZE 1
#define USBLEGCTLSTS_SMI_ON_BAR_E_FIELD_OFFSET 15
#define USBLEGCTLSTS_SMI_ON_BAR_E_FIELD_SIZE 1
#define USBLEGCTLSTS_SMI_ON_PCI_E_FIELD_OFFSET 14
#define USBLEGCTLSTS_SMI_ON_PCI_E_FIELD_SIZE 1
#define USBLEGCTLSTS_SMI_ON_OS_E_FIELD_OFFSET 13
#define USBLEGCTLSTS_SMI_ON_OS_E_FIELD_SIZE 1
#define USBLEGCTLSTS_RESERVED_12_5_FIELD_OFFSET 5
#define USBLEGCTLSTS_RESERVED_12_5_FIELD_SIZE 8
#define USBLEGCTLSTS_SMI_ON_HOST_E_FIELD_OFFSET 4
#define USBLEGCTLSTS_SMI_ON_HOST_E_FIELD_SIZE 1
#define USBLEGCTLSTS_RESERVED_3_1_FIELD_OFFSET 1
#define USBLEGCTLSTS_RESERVED_3_1_FIELD_SIZE 3
#define USBLEGCTLSTS_USB_SMI_ENABLE_FIELD_OFFSET 0
#define USBLEGCTLSTS_USB_SMI_ENABLE_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_BAR    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_PCI    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_OS    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_7    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_6    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_5    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_4    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_3    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_2    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_28_21_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_HOST    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_19_17_2    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_19_17_1    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_19_17_0    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_EVENT    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_BAR_E    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_PCI_E    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_OS_E    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_12_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_SMI_ON_HOST_E    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_3_1_2    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_3_1_1    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_RESERVED_3_1_0    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_USBLEGCTLSTS_USB_SMI_ENABLE    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP_BASE_ADDR 0x890
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP_BASE_ADDR + (0x0<<0))
#define SUPTPRT2_DW0_MAJOR_REVISION_FIELD_OFFSET 24
#define SUPTPRT2_DW0_MAJOR_REVISION_FIELD_SIZE 8
#define SUPTPRT2_DW0_MINOR_REVISION_FIELD_OFFSET 16
#define SUPTPRT2_DW0_MINOR_REVISION_FIELD_SIZE 8
#define SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_FIELD_OFFSET 8
#define SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_FIELD_SIZE 8
#define SUPTPRT2_DW0_CAPABILITY_ID_FIELD_OFFSET 0
#define SUPTPRT2_DW0_CAPABILITY_ID_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MAJOR_REVISION_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_MINOR_REVISION_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW0_CAPABILITY_ID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP_BASE_ADDR + (0x4<<0))
#define SUPTPRT2_DW1_NAME_STRING_FIELD_OFFSET 0
#define SUPTPRT2_DW1_NAME_STRING_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW1_NAME_STRING_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP_BASE_ADDR + (0x8<<0))
#define SUPTPRT2_DW2_PSIC_FIELD_OFFSET 28
#define SUPTPRT2_DW2_PSIC_FIELD_SIZE 4
#define SUPTPRT2_DW2_MHD_FIELD_OFFSET 25
#define SUPTPRT2_DW2_MHD_FIELD_SIZE 3
#define SUPTPRT2_DW2_RESERVED_24_21_FIELD_OFFSET 21
#define SUPTPRT2_DW2_RESERVED_24_21_FIELD_SIZE 4
#define SUPTPRT2_DW2_BLC_FIELD_OFFSET 20
#define SUPTPRT2_DW2_BLC_FIELD_SIZE 1
#define SUPTPRT2_DW2_HLC_FIELD_OFFSET 19
#define SUPTPRT2_DW2_HLC_FIELD_SIZE 1
#define SUPTPRT2_DW2_IHI_FIELD_OFFSET 18
#define SUPTPRT2_DW2_IHI_FIELD_SIZE 1
#define SUPTPRT2_DW2_HSO_FIELD_OFFSET 17
#define SUPTPRT2_DW2_HSO_FIELD_SIZE 1
#define SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_FIELD_OFFSET 8
#define SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_FIELD_SIZE 8
#define SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_FIELD_OFFSET 0
#define SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_PSIC_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_PSIC_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_PSIC_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_PSIC_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_MHD_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_MHD_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_MHD_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_RESERVED_24_21_3    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_RESERVED_24_21_2    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_RESERVED_24_21_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_RESERVED_24_21_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_BLC    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_HLC    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_IHI    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_HSO    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB20_PRT_CAP_BASE_ADDR + (0xc<<0))
#define SUPTPRT2_DW3_RESERVED_31_5_FIELD_OFFSET 5
#define SUPTPRT2_DW3_RESERVED_31_5_FIELD_SIZE 27
#define SUPTPRT2_DW3_PROTCL_SLT_TY_FIELD_OFFSET 0
#define SUPTPRT2_DW3_PROTCL_SLT_TY_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_26    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_25    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_24    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_23    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_22    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_21    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_20    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_19    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_18    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_17    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_16    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_15    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_14    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_13    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_12    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_11    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_10    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_9    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_8    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_RESERVED_31_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_PROTCL_SLT_TY_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_PROTCL_SLT_TY_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_PROTCL_SLT_TY_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_PROTCL_SLT_TY_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT2_DW3_PROTCL_SLT_TY_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP_BASE_ADDR 0x8a0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP_BASE_ADDR + (0x0<<0))
#define SUPTPRT3_DW0_MAJOR_REVISION_FIELD_OFFSET 24
#define SUPTPRT3_DW0_MAJOR_REVISION_FIELD_SIZE 8
#define SUPTPRT3_DW0_MINOR_REVISION_FIELD_OFFSET 16
#define SUPTPRT3_DW0_MINOR_REVISION_FIELD_SIZE 8
#define SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_FIELD_OFFSET 8
#define SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_FIELD_SIZE 8
#define SUPTPRT3_DW0_CAPABILITY_ID_FIELD_OFFSET 0
#define SUPTPRT3_DW0_CAPABILITY_ID_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MAJOR_REVISION_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_MINOR_REVISION_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW0_CAPABILITY_ID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP_BASE_ADDR + (0x4<<0))
#define SUPTPRT3_DW1_NAME_STRING_FIELD_OFFSET 0
#define SUPTPRT3_DW1_NAME_STRING_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW1_NAME_STRING_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP_BASE_ADDR + (0x8<<0))
#define SUPTPRT3_DW2_PSIC_FIELD_OFFSET 28
#define SUPTPRT3_DW2_PSIC_FIELD_SIZE 4
#define SUPTPRT3_DW2_MHD_FIELD_OFFSET 25
#define SUPTPRT3_DW2_MHD_FIELD_SIZE 3
#define SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_FIELD_OFFSET 8
#define SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_FIELD_SIZE 8
#define SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_FIELD_OFFSET 0
#define SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_PSIC_3    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_PSIC_2    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_PSIC_1    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_PSIC_0    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_MHD_2    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_MHD_1    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_MHD_0    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_XHCI_SUPT_USB30_PRT_CAP_BASE_ADDR + (0xc<<0))
#define SUPTPRT3_DW3_RESERVED_31_5_FIELD_OFFSET 5
#define SUPTPRT3_DW3_RESERVED_31_5_FIELD_SIZE 27
#define SUPTPRT3_DW3_PROTCL_SLT_TY_FIELD_OFFSET 0
#define SUPTPRT3_DW3_PROTCL_SLT_TY_FIELD_SIZE 5

#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_26    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_25    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_24    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_23    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_22    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_21    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_20    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_19    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_18    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_17    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_16    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_15    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_14    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_13    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_12    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_11    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_10    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_9    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_8    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_RESERVED_31_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_PROTCL_SLT_TY_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_PROTCL_SLT_TY_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_PROTCL_SLT_TY_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_PROTCL_SLT_TY_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_SUPTPRT3_DW3_PROTCL_SLT_TY_0    (BIT_(0))


//--------------------------------------------------------------------------
// Address Block Name : U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE
// Description        :
//--------------------------------------------------------------------------
#define U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR 0x8b0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCID
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCID (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x0<<0))
#define DCID_RESERVED_31_21_FIELD_OFFSET 21
#define DCID_RESERVED_31_21_FIELD_SIZE 11
#define DCID_DCERSTMAX_FIELD_OFFSET 16
#define DCID_DCERSTMAX_FIELD_SIZE 5
#define DCID_NEXT_CAPABILITY_POINTER_FIELD_OFFSET 8
#define DCID_NEXT_CAPABILITY_POINTER_FIELD_SIZE 8
#define DCID_CAPABILITY_ID_FIELD_OFFSET 0
#define DCID_CAPABILITY_ID_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_DCERSTMAX_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_DCERSTMAX_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_DCERSTMAX_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_DCERSTMAX_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_DCERSTMAX_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_NEXT_CAPABILITY_POINTER_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCID_CAPABILITY_ID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCDB
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCDB (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x4<<0))
#define DCDB_RESERVED_31_16_FIELD_OFFSET 16
#define DCDB_RESERVED_31_16_FIELD_SIZE 16
#define DCDB_DBTARGET_FIELD_OFFSET 8
#define DCDB_DBTARGET_FIELD_SIZE 8
#define DCDB_RESERVED_7_0_FIELD_OFFSET 0
#define DCDB_RESERVED_7_0_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_DBTARGET_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDB_RESERVED_7_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCERSTSZ
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCERSTSZ (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x8<<0))
#define DCERSTSZ_RESERVED_31_16_FIELD_OFFSET 16
#define DCERSTSZ_RESERVED_31_16_FIELD_SIZE 16
#define DCERSTSZ_ERS_TABLE_SIZE_FIELD_OFFSET 0
#define DCERSTSZ_ERS_TABLE_SIZE_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTSZ_ERS_TABLE_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x10<<0))
#define DCERSTBA_LO_ERS_TABLE_BAR_FIELD_OFFSET 4
#define DCERSTBA_LO_ERS_TABLE_BAR_FIELD_SIZE 28
#define DCERSTBA_LO_RESERVED_3_0_FIELD_OFFSET 0
#define DCERSTBA_LO_RESERVED_3_0_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_ERS_TABLE_BAR_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_LO_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x14<<0))
#define DCERSTBA_HI_ERS_TABLE_BAR_FIELD_OFFSET 0
#define DCERSTBA_HI_ERS_TABLE_BAR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERSTBA_HI_ERS_TABLE_BAR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCERDP_LO
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCERDP_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x18<<0))
#define DCERDP_LO_DEQUEUE_POINTER_FIELD_OFFSET 4
#define DCERDP_LO_DEQUEUE_POINTER_FIELD_SIZE 28
#define DCERDP_LO_RESERVED_3_FIELD_OFFSET 3
#define DCERDP_LO_RESERVED_3_FIELD_SIZE 1
#define DCERDP_LO_DESI_FIELD_OFFSET 0
#define DCERDP_LO_DESI_FIELD_SIZE 3

#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DEQUEUE_POINTER_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DESI_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DESI_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_LO_DESI_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCERDP_HI
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCERDP_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x1c<<0))
#define DCERDP_HI_DEQUEUE_POINTER_FIELD_OFFSET 0
#define DCERDP_HI_DEQUEUE_POINTER_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCERDP_HI_DEQUEUE_POINTER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCCTRL
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCCTRL (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x20<<0))
#define DCCTRL_DCE_FIELD_OFFSET 31
#define DCCTRL_DCE_FIELD_SIZE 1
#define DCCTRL_DEVICE_ADDRESS_FIELD_OFFSET 24
#define DCCTRL_DEVICE_ADDRESS_FIELD_SIZE 7
#define DCCTRL_DEBUG_MAX_BURST_SIZE_FIELD_OFFSET 16
#define DCCTRL_DEBUG_MAX_BURST_SIZE_FIELD_SIZE 8
#define DCCTRL_RESERVED_15_5_FIELD_OFFSET 5
#define DCCTRL_RESERVED_15_5_FIELD_SIZE 11
#define DCCTRL_DRC_FIELD_OFFSET 4
#define DCCTRL_DRC_FIELD_SIZE 1
#define DCCTRL_HIT_FIELD_OFFSET 3
#define DCCTRL_HIT_FIELD_SIZE 1
#define DCCTRL_HOT_FIELD_OFFSET 2
#define DCCTRL_HOT_FIELD_SIZE 1
#define DCCTRL_LSE_FIELD_OFFSET 1
#define DCCTRL_LSE_FIELD_SIZE 1
#define DCCTRL_DCR_FIELD_OFFSET 0
#define DCCTRL_DCR_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DCE    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEVICE_ADDRESS_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DEBUG_MAX_BURST_SIZE_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DRC    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_HIT    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_HOT    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_LSE    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCTRL_DCR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCST
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCST (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x24<<0))
#define DCST_DEBUG_PORT_NUMBER_FIELD_OFFSET 24
#define DCST_DEBUG_PORT_NUMBER_FIELD_SIZE 8
#define DCST_RESERVED_23_2_FIELD_OFFSET 2
#define DCST_RESERVED_23_2_FIELD_SIZE 22
#define DCST_SBR_FIELD_OFFSET 1
#define DCST_SBR_FIELD_SIZE 1
#define DCST_ER_FIELD_OFFSET 0
#define DCST_ER_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_DEBUG_PORT_NUMBER_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_21    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_20    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_19    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_18    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_17    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_16    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_15    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_14    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_13    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_12    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_11    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_10    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_9    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_8    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_7    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_6    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_5    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_4    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_3    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_2    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_RESERVED_23_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_SBR    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCST_ER    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCPORTSC
// Register Offset : 0x28
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCPORTSC (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x28<<0))
#define DCPORTSC_RESERVED_31_24_FIELD_OFFSET 24
#define DCPORTSC_RESERVED_31_24_FIELD_SIZE 8
#define DCPORTSC_CEC_FIELD_OFFSET 23
#define DCPORTSC_CEC_FIELD_SIZE 1
#define DCPORTSC_PLC_FIELD_OFFSET 22
#define DCPORTSC_PLC_FIELD_SIZE 1
#define DCPORTSC_PRC_FIELD_OFFSET 21
#define DCPORTSC_PRC_FIELD_SIZE 1
#define DCPORTSC_RESERVED_20_18_FIELD_OFFSET 18
#define DCPORTSC_RESERVED_20_18_FIELD_SIZE 3
#define DCPORTSC_CSC_FIELD_OFFSET 17
#define DCPORTSC_CSC_FIELD_SIZE 1
#define DCPORTSC_RESERVED_16_14_FIELD_OFFSET 14
#define DCPORTSC_RESERVED_16_14_FIELD_SIZE 3
#define DCPORTSC_PORTSPEED_FIELD_OFFSET 10
#define DCPORTSC_PORTSPEED_FIELD_SIZE 4
#define DCPORTSC_RESERVED_9_FIELD_OFFSET 9
#define DCPORTSC_RESERVED_9_FIELD_SIZE 1
#define DCPORTSC_PLS_FIELD_OFFSET 5
#define DCPORTSC_PLS_FIELD_SIZE 4
#define DCPORTSC_PR_FIELD_OFFSET 4
#define DCPORTSC_PR_FIELD_SIZE 1
#define DCPORTSC_RESERVED_3_2_FIELD_OFFSET 2
#define DCPORTSC_RESERVED_3_2_FIELD_SIZE 2
#define DCPORTSC_PED_FIELD_OFFSET 1
#define DCPORTSC_PED_FIELD_SIZE 1
#define DCPORTSC_CCS_FIELD_OFFSET 0
#define DCPORTSC_CCS_FIELD_SIZE 1

#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_CEC    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PLC    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PRC    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_20_18_2    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_20_18_1    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_20_18_0    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_CSC    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_16_14_2    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_16_14_1    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_16_14_0    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PORTSPEED_3    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PORTSPEED_2    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PORTSPEED_1    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PORTSPEED_0    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PLS_3    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PLS_2    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PLS_1    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PLS_0    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PR    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_3_2_1    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_RESERVED_3_2_0    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_PED    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCPORTSC_CCS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCCP_LO
// Register Offset : 0x30
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCCP_LO (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x30<<0))
#define DCCP_LO_DCCPR_FIELD_OFFSET 4
#define DCCP_LO_DCCPR_FIELD_SIZE 28
#define DCCP_LO_RESERVED_3_0_FIELD_OFFSET 0
#define DCCP_LO_RESERVED_3_0_FIELD_SIZE 4

#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_27    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_26    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_25    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_24    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_23    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_22    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_21    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_20    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_19    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_18    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_17    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_16    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_15    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_14    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_13    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_12    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_11    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_10    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_9    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_8    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_7    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_6    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_5    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_4    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_3    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_2    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_1    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_DCCPR_0    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_LO_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCCP_HI
// Register Offset : 0x34
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCCP_HI (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x34<<0))
#define DCCP_HI_DCCPR_FIELD_OFFSET 0
#define DCCP_HI_DCCPR_FIELD_SIZE 32

#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_31    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_30    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_29    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_28    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_27    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_26    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_25    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_24    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_23    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_22    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_21    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_20    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_19    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_18    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_17    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_16    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCCP_HI_DCCPR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCDDI1
// Register Offset : 0x38
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCDDI1 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x38<<0))
#define DCDDI1_VENDORID_FIELD_OFFSET 16
#define DCDDI1_VENDORID_FIELD_SIZE 16
#define DCDDI1_RESERVED_15_8_FIELD_OFFSET 8
#define DCDDI1_RESERVED_15_8_FIELD_SIZE 8
#define DCDDI1_DBCPROTOCOL_FIELD_OFFSET 0
#define DCDDI1_DBCPROTOCOL_FIELD_SIZE 8

#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_VENDORID_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI1_DBCPROTOCOL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_U3DRD_DWC_USB3_DCDDI2
// Register Offset : 0x3c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_U3DRD_DWC_USB3_DCDDI2 (U3DRD_DWC_USB3_DWC_USB3_MAP_DWC_USB3_BLOCK_DEBUG_CAPABILITY_STRUCTURE_BASE_ADDR + (0x3c<<0))
#define DCDDI2_DEVICEREV_FIELD_OFFSET 16
#define DCDDI2_DEVICEREV_FIELD_SIZE 16
#define DCDDI2_PRODUCTID_FIELD_OFFSET 0
#define DCDDI2_PRODUCTID_FIELD_SIZE 16

#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_15    (BIT_(31))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_14    (BIT_(30))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_13    (BIT_(29))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_12    (BIT_(28))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_11    (BIT_(27))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_10    (BIT_(26))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_9    (BIT_(25))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_8    (BIT_(24))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_7    (BIT_(23))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_6    (BIT_(22))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_5    (BIT_(21))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_4    (BIT_(20))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_3    (BIT_(19))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_2    (BIT_(18))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_1    (BIT_(17))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_DEVICEREV_0    (BIT_(16))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_15    (BIT_(15))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_14    (BIT_(14))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_13    (BIT_(13))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_12    (BIT_(12))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_11    (BIT_(11))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_10    (BIT_(10))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_9    (BIT_(9))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_8    (BIT_(8))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_7    (BIT_(7))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_6    (BIT_(6))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_5    (BIT_(5))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_4    (BIT_(4))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_3    (BIT_(3))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_2    (BIT_(2))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_1    (BIT_(1))
#define BIT_AP_APB_U3DRD_DWC_USB3_DCDDI2_PRODUCTID_0    (BIT_(0))

#endif
