// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE30F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE30F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "playGame")
  (DATE "12/04/2014 00:59:39")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1174:1174:1174) (1141:1141:1141))
        (IOPATH i o (3792:3792:3792) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1033:1033:1033) (938:938:938))
        (IOPATH i o (3782:3782:3782) (3828:3828:3828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1048:1048:1048) (962:962:962))
        (IOPATH i o (2687:2687:2687) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (998:998:998) (916:916:916))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (777:777:777) (717:717:717))
        (IOPATH i o (2627:2627:2627) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (821:821:821) (754:754:754))
        (IOPATH i o (2617:2617:2617) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (764:764:764) (710:710:710))
        (IOPATH i o (2637:2637:2637) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1081:1081:1081) (1000:1000:1000))
        (IOPATH i o (2597:2597:2597) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (788:788:788) (728:728:728))
        (IOPATH i o (2657:2657:2657) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1027:1027:1027) (943:943:943))
        (IOPATH i o (2627:2627:2627) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (591:591:591) (558:558:558))
        (IOPATH i o (2667:2667:2667) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (593:593:593) (563:563:563))
        (IOPATH i o (2607:2607:2607) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (559:559:559) (536:536:536))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (940:940:940))
        (IOPATH i o (2637:2637:2637) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1036:1036:1036) (953:953:953))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (563:563:563) (542:542:542))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1056:1056:1056) (981:981:981))
        (IOPATH i o (2627:2627:2627) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1100:1100:1100) (1003:1003:1003))
        (IOPATH i o (2657:2657:2657) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[18\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (772:772:772) (721:721:721))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[19\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (562:562:562) (538:538:538))
        (IOPATH i o (2617:2617:2617) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[20\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (557:557:557) (537:537:537))
        (IOPATH i o (2607:2607:2607) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[21\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (558:558:558) (532:532:532))
        (IOPATH i o (2667:2667:2667) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[22\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (582:582:582) (554:554:554))
        (IOPATH i o (2677:2677:2677) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[23\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (563:563:563) (540:540:540))
        (IOPATH i o (2617:2617:2617) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[24\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (571:571:571) (546:546:546))
        (IOPATH i o (2597:2597:2597) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[25\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (779:779:779) (724:724:724))
        (IOPATH i o (2627:2627:2627) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[26\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (562:562:562) (538:538:538))
        (IOPATH i o (2657:2657:2657) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[27\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (562:562:562) (540:540:540))
        (IOPATH i o (2617:2617:2617) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[28\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1086:1086:1086) (996:996:996))
        (IOPATH i o (2637:2637:2637) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[29\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1014:1014:1014) (932:932:932))
        (IOPATH i o (2627:2627:2627) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[30\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (562:562:562) (537:537:537))
        (IOPATH i o (2657:2657:2657) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[31\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1007:1007:1007) (921:921:921))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[32\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (569:569:569) (544:544:544))
        (IOPATH i o (2597:2597:2597) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[33\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (580:580:580) (555:555:555))
        (IOPATH i o (2667:2667:2667) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[34\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (564:564:564) (542:542:542))
        (IOPATH i o (2637:2637:2637) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDs\[35\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (571:571:571) (541:541:541))
        (IOPATH i o (3792:3792:3792) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1512:1512:1512) (1479:1479:1479))
        (IOPATH i o (2647:2647:2647) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1067:1067:1067) (1089:1089:1089))
        (IOPATH i o (2657:2657:2657) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1829:1829:1829) (1752:1752:1752))
        (IOPATH i o (2587:2587:2587) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_HSync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2428:2428:2428))
        (IOPATH i o (2722:2722:2722) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_VSync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1787:1787:1787) (1845:1845:1845))
        (IOPATH i o (2567:2567:2567) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clock\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clock\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (157:157:157) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\keys\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|keys1\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2819:2819:2819) (3019:3019:3019))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1633:1633:1633))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT asdata (1619:1619:1619) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\keys\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2008:2008:2008))
        (PORT asdata (3002:3002:3002) (3196:3196:3196))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\keys\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|keys1\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2741:2741:2741) (2938:2938:2938))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1633:1633:1633))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT asdata (810:810:810) (825:825:825))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\keys\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|keys1\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2622:2622:2622) (2803:2803:2803))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1636:1636:1636))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\arrowMod\|keys2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT asdata (1617:1617:1617) (1565:1565:1565))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (409:409:409))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (670:670:670) (665:665:665))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (474:474:474))
        (PORT datad (279:279:279) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (360:360:360))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (408:408:408))
        (PORT datab (447:447:447) (474:474:474))
        (PORT datad (278:278:278) (352:352:352))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (752:752:752))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (411:411:411))
        (PORT datab (681:681:681) (628:628:628))
        (PORT datac (854:854:854) (780:780:780))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (509:509:509))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (749:749:749))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (814:814:814))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\A\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncMod\|int_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2613:2613:2613) (2798:2798:2798))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncMod\|int_a\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT asdata (1276:1276:1276) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncMod\|sync_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncMod\|sync_a\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncMod\|delay_a\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT asdata (630:630:630) (703:703:703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncMod\|rise_a\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (535:535:535))
        (PORT datac (272:272:272) (355:355:355))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (PORT datad (311:311:311) (401:401:401))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT asdata (1501:1501:1501) (1381:1381:1381))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (519:519:519))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (385:385:385))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (494:494:494))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (524:524:524))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (735:735:735))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (729:729:729))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (698:698:698) (676:676:676))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (485:485:485))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (517:517:517))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (383:383:383))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (731:731:731))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (698:698:698) (676:676:676))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (846:846:846))
        (PORT datab (1164:1164:1164) (1051:1051:1051))
        (PORT datac (642:642:642) (583:583:583))
        (PORT datad (621:621:621) (564:564:564))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (593:593:593))
        (PORT datab (1164:1164:1164) (1050:1050:1050))
        (PORT datac (648:648:648) (589:589:589))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (726:726:726) (717:717:717))
        (PORT datac (465:465:465) (497:497:497))
        (PORT datad (665:665:665) (664:664:664))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (550:550:550))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (548:548:548))
        (PORT datab (675:675:675) (671:671:671))
        (PORT datac (443:443:443) (480:480:480))
        (PORT datad (411:411:411) (435:435:435))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (279:279:279) (353:353:353))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (398:398:398))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (261:261:261) (348:348:348))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (379:379:379))
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (537:537:537))
        (PORT datab (741:741:741) (736:736:736))
        (PORT datac (441:441:441) (478:478:478))
        (PORT datad (373:373:373) (357:357:357))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (400:400:400))
        (PORT datab (313:313:313) (394:394:394))
        (PORT datac (468:468:468) (501:501:501))
        (PORT datad (694:694:694) (697:697:697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (511:511:511))
        (PORT datab (294:294:294) (379:379:379))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (371:371:371) (355:355:355))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (707:707:707))
        (PORT datab (384:384:384) (375:375:375))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (363:363:363) (347:347:347))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (930:930:930) (897:897:897))
        (PORT datac (648:648:648) (611:611:611))
        (PORT datad (668:668:668) (621:621:621))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem1\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (538:538:538))
        (PORT datab (306:306:306) (387:387:387))
        (PORT datad (309:309:309) (399:399:399))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2023:2023:2023) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem2\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1023:1023:1023))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem2\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1637:1637:1637))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1322:1322:1322) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem1\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1637:1637:1637))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1241:1241:1241) (1161:1161:1161))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datac (403:403:403) (433:433:433))
        (PORT datad (414:414:414) (439:439:439))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT asdata (607:607:607) (636:636:636))
        (PORT ena (1056:1056:1056) (1023:1023:1023))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT asdata (607:607:607) (636:636:636))
        (PORT ena (2023:2023:2023) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1637:1637:1637))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1322:1322:1322) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem1\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1637:1637:1637))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1241:1241:1241) (1161:1161:1161))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (437:437:437) (456:456:456))
        (PORT datad (411:411:411) (438:438:438))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1023:1023:1023))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT asdata (952:952:952) (913:913:913))
        (PORT ena (2023:2023:2023) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardmem1\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (232:232:232) (263:263:263))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2023:2023:2023) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardmem2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (465:465:465))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (646:646:646) (634:634:634))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data2\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (394:394:394))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|cardOneTwo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (368:368:368))
        (PORT datab (1184:1184:1184) (1143:1143:1143))
        (PORT datad (599:599:599) (546:546:546))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|cardOneTwo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (439:439:439))
        (PORT datab (260:260:260) (296:296:296))
        (PORT datac (235:235:235) (267:267:267))
        (PORT datad (415:415:415) (398:398:398))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (440:440:440))
        (PORT datab (260:260:260) (296:296:296))
        (PORT datac (235:235:235) (267:267:267))
        (PORT datad (415:415:415) (398:398:398))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (380:380:380))
        (PORT datab (261:261:261) (297:297:297))
        (PORT datac (581:581:581) (544:544:544))
        (PORT datad (350:350:350) (333:333:333))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (409:409:409))
        (PORT datac (358:358:358) (350:350:350))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|mr64\|dataOut\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data2\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data2\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1348:1348:1348))
        (PORT datad (602:602:602) (549:549:549))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (733:733:733))
        (PORT datab (704:704:704) (675:675:675))
        (PORT datac (667:667:667) (639:639:639))
        (PORT datad (694:694:694) (652:652:652))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (733:733:733))
        (PORT datab (704:704:704) (676:676:676))
        (PORT datac (666:666:666) (639:639:639))
        (PORT datad (693:693:693) (652:652:652))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (885:885:885))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (692:692:692) (650:650:650))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (880:880:880))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (642:642:642) (606:606:606))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|mr64\|dataOut\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (781:781:781) (803:803:803))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data1\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (544:544:544))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (1150:1150:1150) (1098:1098:1098))
        (PORT datad (304:304:304) (393:393:393))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (781:781:781) (803:803:803))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data1\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (460:460:460))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (727:727:727))
        (PORT datab (699:699:699) (670:670:670))
        (PORT datac (669:669:669) (642:642:642))
        (PORT datad (697:697:697) (655:655:655))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (884:884:884))
        (PORT datab (692:692:692) (641:641:641))
        (PORT datac (666:666:666) (638:638:638))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|mr64\|dataOut\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (804:804:804) (825:825:825))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (805:805:805) (826:826:826))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (725:725:725))
        (PORT datab (697:697:697) (668:668:668))
        (PORT datac (670:670:670) (643:643:643))
        (PORT datad (883:883:883) (829:829:829))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (726:726:726))
        (PORT datab (698:698:698) (668:668:668))
        (PORT datac (670:670:670) (642:642:642))
        (PORT datad (884:884:884) (829:829:829))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (641:641:641))
        (PORT datab (729:729:729) (695:695:695))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (732:732:732))
        (PORT datab (703:703:703) (674:674:674))
        (PORT datac (667:667:667) (640:640:640))
        (PORT datad (889:889:889) (835:835:835))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (642:642:642))
        (PORT datab (731:731:731) (697:697:697))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|mr64\|dataOut\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (802:802:802) (823:823:823))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (886:886:886))
        (PORT datab (724:724:724) (689:689:689))
        (PORT datac (665:665:665) (637:637:637))
        (PORT datad (710:710:710) (691:691:691))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (728:728:728))
        (PORT datab (728:728:728) (694:694:694))
        (PORT datac (668:668:668) (641:641:641))
        (PORT datad (886:886:886) (831:831:831))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (724:724:724))
        (PORT datab (730:730:730) (696:696:696))
        (PORT datac (670:670:670) (643:643:643))
        (PORT datad (883:883:883) (827:827:827))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (704:704:704) (676:676:676))
        (PORT datac (642:642:642) (605:605:605))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|mr64\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (664:664:664) (638:638:638))
        (PORT datad (646:646:646) (605:605:605))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|mr64\|dataOut\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data2\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (413:413:413) (431:431:431))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT asdata (799:799:799) (819:819:819))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|data1\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (432:432:432))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|data1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (462:462:462))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (429:429:429) (459:459:459))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|foundPair\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (980:980:980) (952:952:952))
        (PORT datad (676:676:676) (633:633:633))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|foundPair\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[0\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (353:353:353))
        (PORT datab (977:977:977) (949:949:949))
        (PORT datad (679:679:679) (636:636:636))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (514:514:514))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|always1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (952:952:952))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (675:675:675) (632:632:632))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[2\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[4\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[5\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[6\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[8\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[9\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[10\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[11\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[12\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[13\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[14\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[15\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1053:1053:1053) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[16\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[18\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[19\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[20\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[21\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[22\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[23\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[24\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[25\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[26\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[27\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (666:666:666))
        (PORT datab (485:485:485) (497:497:497))
        (PORT datac (423:423:423) (447:447:447))
        (PORT datad (413:413:413) (435:435:435))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (508:508:508))
        (PORT datab (733:733:733) (709:709:709))
        (PORT datac (653:653:653) (636:636:636))
        (PORT datad (410:410:410) (433:433:433))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[28\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[29\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|pairsFound\[31\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|pairsFound\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1389:1389:1389) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (638:638:638))
        (PORT datab (483:483:483) (494:494:494))
        (PORT datac (445:445:445) (464:464:464))
        (PORT datad (438:438:438) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (503:503:503))
        (PORT datab (451:451:451) (473:473:473))
        (PORT datac (410:410:410) (442:442:442))
        (PORT datad (435:435:435) (455:455:455))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (654:654:654))
        (PORT datab (488:488:488) (502:502:502))
        (PORT datac (447:447:447) (466:466:466))
        (PORT datad (618:618:618) (608:608:608))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (509:509:509))
        (PORT datab (708:708:708) (692:692:692))
        (PORT datac (654:654:654) (643:643:643))
        (PORT datad (423:423:423) (438:438:438))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (482:482:482))
        (PORT datab (273:273:273) (346:346:346))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (502:502:502))
        (PORT datab (441:441:441) (472:472:472))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (618:618:618) (610:610:610))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|Equal3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (376:376:376) (355:355:355))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|GO\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (376:376:376))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|GO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\fsmMod\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (367:367:367))
        (PORT datab (1185:1185:1185) (1144:1144:1144))
        (PORT datad (919:919:919) (898:898:898))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\fsmMod\|presentState\.gameover\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\fsmMod\|presentState\.idle\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (543:543:543))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (430:430:430) (444:444:444))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\fsmMod\|presentState\.idle\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\fsmMod\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (541:541:541))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datad (403:403:403) (423:423:423))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\fsmMod\|presentState\.menu\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1640:1640:1640))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\fsmMod\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1084:1084:1084))
        (PORT datab (951:951:951) (854:854:854))
        (PORT datad (1172:1172:1172) (1125:1125:1125))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\fsmMod\|presentState\.rungame\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (361:361:361) (345:345:345))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (602:602:602))
        (PORT datab (961:961:961) (912:912:912))
        (PORT datac (647:647:647) (609:609:609))
        (PORT datad (667:667:667) (620:620:620))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1635:1635:1635))
        (PORT asdata (1225:1225:1225) (1160:1160:1160))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (521:521:521))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (482:482:482))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (467:467:467))
        (PORT datab (454:454:454) (440:440:440))
        (PORT datac (359:359:359) (345:345:345))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (566:566:566))
        (PORT datab (697:697:697) (649:649:649))
        (PORT datac (582:582:582) (531:531:531))
        (PORT datad (614:614:614) (551:551:551))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (962:962:962))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (630:630:630) (589:589:589))
        (PORT datad (832:832:832) (744:744:744))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1635:1635:1635))
        (PORT asdata (1455:1455:1455) (1345:1345:1345))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (738:738:738))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (464:464:464))
        (PORT datab (453:453:453) (438:438:438))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (350:350:350) (336:336:336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (769:769:769))
        (PORT datab (1165:1165:1165) (1052:1052:1052))
        (PORT datac (609:609:609) (557:557:557))
        (PORT datad (601:601:601) (551:551:551))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (765:765:765))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (648:648:648) (611:611:611))
        (PORT datad (668:668:668) (621:621:621))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1635:1635:1635))
        (PORT asdata (1018:1018:1018) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (461:461:461))
        (PORT datab (451:451:451) (436:436:436))
        (PORT datac (355:355:355) (339:339:339))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (589:589:589))
        (PORT datab (697:697:697) (649:649:649))
        (PORT datac (610:610:610) (561:561:561))
        (PORT datad (568:568:568) (520:520:520))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (702:702:702) (706:706:706))
        (PORT datac (643:643:643) (599:599:599))
        (PORT datad (595:595:595) (552:552:552))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1635:1635:1635))
        (PORT asdata (1003:1003:1003) (969:969:969))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (387:387:387))
        (PORT datad (450:450:450) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (277:277:277))
        (PORT datad (468:468:468) (496:496:496))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (700:700:700))
        (PORT datab (611:611:611) (561:561:561))
        (PORT datac (395:395:395) (377:377:377))
        (PORT datad (1203:1203:1203) (1174:1174:1174))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1259:1259:1259) (1204:1204:1204))
        (PORT datac (826:826:826) (749:749:749))
        (PORT datad (621:621:621) (567:567:567))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\arrowMod\|mem6x6\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (471:471:471) (510:510:510))
        (PORT datac (936:936:936) (908:908:908))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1635:1635:1635))
        (PORT asdata (982:982:982) (933:933:933))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|cardmem2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (948:948:948) (927:927:927))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|cardmem2\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1352:1352:1352) (1254:1254:1254))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (491:491:491) (517:517:517))
        (PORT datad (680:680:680) (675:675:675))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT asdata (1626:1626:1626) (1557:1557:1557))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT asdata (1737:1737:1737) (1647:1647:1647))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT asdata (1763:1763:1763) (1681:1681:1681))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|cardmem2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1642:1642:1642))
        (PORT asdata (1511:1511:1511) (1461:1461:1461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (547:547:547))
        (PORT datab (744:744:744) (745:745:745))
        (PORT datac (455:455:455) (497:497:497))
        (PORT datad (453:453:453) (491:491:491))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (553:553:553))
        (PORT datab (1423:1423:1423) (1342:1342:1342))
        (PORT datad (992:992:992) (961:961:961))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (544:544:544))
        (PORT datab (491:491:491) (529:529:529))
        (PORT datad (451:451:451) (489:489:489))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1189:1189:1189))
        (PORT datab (1172:1172:1172) (1121:1121:1121))
        (PORT datad (696:696:696) (705:705:705))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (986:986:986))
        (PORT datab (1381:1381:1381) (1280:1280:1280))
        (PORT datac (276:276:276) (355:355:355))
        (PORT datad (454:454:454) (481:481:481))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (385:385:385) (367:367:367))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (346:346:346) (445:445:445))
        (PORT datad (669:669:669) (653:653:653))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (351:351:351) (451:451:451))
        (PORT datad (658:658:658) (643:643:643))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (551:551:551))
        (PORT datab (317:317:317) (393:393:393))
        (PORT datac (687:687:687) (681:681:681))
        (PORT datad (652:652:652) (647:647:647))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (367:367:367))
        (PORT datab (340:340:340) (438:438:438))
        (PORT datad (676:676:676) (655:655:655))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (349:349:349) (448:448:448))
        (PORT datad (650:650:650) (638:638:638))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (679:679:679))
        (PORT datab (487:487:487) (530:530:530))
        (PORT datac (667:667:667) (670:670:670))
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (349:349:349) (449:449:449))
        (PORT datad (650:650:650) (640:640:640))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\compMod\|selectedCard\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (350:350:350) (450:450:450))
        (PORT datad (636:636:636) (623:623:623))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\compMod\|selectedCard\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (492:492:492) (530:530:530))
        (PORT datad (697:697:697) (691:691:691))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (396:396:396))
        (PORT datac (475:475:475) (507:507:507))
        (PORT datad (237:237:237) (259:259:259))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (752:752:752))
        (PORT datab (767:767:767) (717:717:717))
        (PORT datad (964:964:964) (912:912:912))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (350:350:350))
        (PORT datad (458:458:458) (485:485:485))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (395:395:395))
        (PORT datac (481:481:481) (514:514:514))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (285:285:285))
        (PORT datab (447:447:447) (424:424:424))
        (PORT datad (397:397:397) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (458:458:458) (485:485:485))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (524:524:524))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (411:411:411) (392:392:392))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (359:359:359))
        (PORT datab (448:448:448) (425:425:425))
        (PORT datad (244:244:244) (281:281:281))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (488:488:488) (513:513:513))
        (PORT datad (682:682:682) (677:677:677))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (547:547:547))
        (PORT datac (429:429:429) (413:413:413))
        (PORT datad (682:682:682) (677:677:677))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (363:363:363))
        (PORT datab (675:675:675) (637:637:637))
        (PORT datad (259:259:259) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (519:519:519))
        (PORT datab (460:460:460) (501:501:501))
        (PORT datac (644:644:644) (639:639:639))
        (PORT datad (472:472:472) (501:501:501))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (752:752:752))
        (PORT datab (714:714:714) (690:690:690))
        (PORT datad (964:964:964) (912:912:912))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (902:902:902))
        (PORT datab (713:713:713) (689:689:689))
        (PORT datad (726:726:726) (706:706:706))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (364:364:364))
        (PORT datab (709:709:709) (649:649:649))
        (PORT datad (243:243:243) (280:280:280))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (368:368:368))
        (PORT datab (261:261:261) (288:288:288))
        (PORT datad (258:258:258) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (513:513:513))
        (PORT datab (466:466:466) (509:509:509))
        (PORT datac (650:650:650) (646:646:646))
        (PORT datad (477:477:477) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (755:755:755))
        (PORT datab (706:706:706) (676:676:676))
        (PORT datad (967:967:967) (915:915:915))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (908:908:908))
        (PORT datab (707:707:707) (677:677:677))
        (PORT datad (723:723:723) (703:703:703))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[10\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (363:363:363))
        (PORT datab (620:620:620) (575:575:575))
        (PORT datad (243:243:243) (280:280:280))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[11\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (369:369:369))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datad (258:258:258) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (556:556:556))
        (PORT datab (491:491:491) (535:535:535))
        (PORT datac (449:449:449) (490:490:490))
        (PORT datad (701:701:701) (710:710:710))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (751:751:751))
        (PORT datab (1002:1002:1002) (950:950:950))
        (PORT datad (963:963:963) (911:911:911))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (913:913:913))
        (PORT datab (999:999:999) (947:947:947))
        (PORT datad (721:721:721) (700:700:700))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[14\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (356:356:356))
        (PORT datab (1518:1518:1518) (1410:1410:1410))
        (PORT datad (244:244:244) (282:282:282))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[15\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (369:369:369))
        (PORT datab (437:437:437) (413:413:413))
        (PORT datad (258:258:258) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (517:517:517))
        (PORT datab (462:462:462) (504:504:504))
        (PORT datac (646:646:646) (641:641:641))
        (PORT datad (473:473:473) (503:503:503))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[16\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (750:750:750))
        (PORT datab (745:745:745) (701:701:701))
        (PORT datad (963:963:963) (910:910:910))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[17\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (911:911:911))
        (PORT datab (748:748:748) (704:704:704))
        (PORT datad (722:722:722) (702:702:702))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[18\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (362:362:362))
        (PORT datab (870:870:870) (804:804:804))
        (PORT datad (243:243:243) (281:281:281))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[19\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (365:365:365))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datad (259:259:259) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (515:515:515))
        (PORT datab (465:465:465) (507:507:507))
        (PORT datac (649:649:649) (644:644:644))
        (PORT datad (476:476:476) (506:506:506))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[20\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (756:756:756))
        (PORT datab (723:723:723) (702:702:702))
        (PORT datad (968:968:968) (916:916:916))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[21\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (916:916:916))
        (PORT datab (723:723:723) (703:703:703))
        (PORT datad (719:719:719) (699:699:699))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (361:361:361))
        (PORT datab (634:634:634) (583:583:583))
        (PORT datad (243:243:243) (281:281:281))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[23\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (401:401:401) (388:388:388))
        (PORT datad (259:259:259) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (553:553:553))
        (PORT datab (489:489:489) (533:533:533))
        (PORT datac (452:452:452) (493:493:493))
        (PORT datad (700:700:700) (709:709:709))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[24\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (277:277:277))
        (PORT datab (417:417:417) (410:410:410))
        (PORT datad (403:403:403) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[25\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (288:288:288))
        (PORT datab (699:699:699) (637:637:637))
        (PORT datad (395:395:395) (375:375:375))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[26\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (353:353:353))
        (PORT datab (699:699:699) (635:635:635))
        (PORT datad (245:245:245) (283:283:283))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[27\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (370:370:370))
        (PORT datab (419:419:419) (412:412:412))
        (PORT datad (258:258:258) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (549:549:549))
        (PORT datab (486:486:486) (530:530:530))
        (PORT datac (454:454:454) (496:496:496))
        (PORT datad (698:698:698) (707:707:707))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[28\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (753:753:753))
        (PORT datab (737:737:737) (696:696:696))
        (PORT datad (965:965:965) (913:913:913))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[29\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (914:914:914))
        (PORT datab (736:736:736) (695:695:695))
        (PORT datad (720:720:720) (699:699:699))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[30\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (357:357:357))
        (PORT datab (645:645:645) (603:603:603))
        (PORT datad (244:244:244) (282:282:282))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[31\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (361:361:361))
        (PORT datab (399:399:399) (392:392:392))
        (PORT datad (259:259:259) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1643:1643:1643))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (548:548:548))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datac (454:454:454) (496:496:496))
        (PORT datad (454:454:454) (492:492:492))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[32\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (757:757:757))
        (PORT datab (900:900:900) (838:838:838))
        (PORT datad (969:969:969) (918:918:918))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[33\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (906:906:906))
        (PORT datab (901:901:901) (839:839:839))
        (PORT datad (724:724:724) (704:704:704))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1647:1647:1647))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[34\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (357:357:357))
        (PORT datab (384:384:384) (378:378:378))
        (PORT datad (244:244:244) (282:282:282))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ledMod\|LEDs\[35\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (407:407:407))
        (PORT datab (658:658:658) (605:605:605))
        (PORT datad (377:377:377) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ledMod\|LEDs\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1644:1644:1644))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (509:509:509))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (357:357:357))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1617:1617:1617))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (PORT datab (440:440:440) (471:471:471))
        (PORT datac (417:417:417) (440:440:440))
        (PORT datad (410:410:410) (433:433:433))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (PORT datab (773:773:773) (760:760:760))
        (PORT datac (420:420:420) (443:443:443))
        (PORT datad (435:435:435) (455:455:455))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1616:1616:1616))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (734:734:734))
        (PORT datab (483:483:483) (494:494:494))
        (PORT datac (654:654:654) (649:649:649))
        (PORT datad (724:724:724) (728:728:728))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (PORT datab (441:441:441) (470:470:470))
        (PORT datac (420:420:420) (442:442:442))
        (PORT datad (435:435:435) (455:455:455))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (502:502:502))
        (PORT datab (441:441:441) (470:470:470))
        (PORT datac (702:702:702) (699:699:699))
        (PORT datad (439:439:439) (458:458:458))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (503:503:503))
        (PORT datab (449:449:449) (471:471:471))
        (PORT datac (407:407:407) (439:439:439))
        (PORT datad (410:410:410) (432:432:432))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (741:741:741) (703:703:703))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (644:644:644) (613:613:613))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (507:507:507))
        (PORT datab (984:984:984) (928:928:928))
        (PORT datac (1018:1018:1018) (1005:1005:1005))
        (PORT datad (1017:1017:1017) (991:991:991))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|count\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1613:1613:1613))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (702:702:702))
        (PORT datab (443:443:443) (472:472:472))
        (PORT datac (447:447:447) (467:467:467))
        (PORT datad (439:439:439) (458:458:458))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (350:350:350) (335:335:335))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|clkstate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1106:1106:1106) (1119:1119:1119))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\cd\|clkstate\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (927:927:927))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\cd\|clkstate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1617:1617:1617))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\cd\|clkstate\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1701:1701:1701) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (391:391:391))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (540:540:540))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT asdata (975:975:975) (930:930:930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (563:563:563))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT asdata (752:752:752) (732:732:732))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (540:540:540))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterX\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (544:544:544))
        (PORT datac (712:712:712) (689:689:689))
        (PORT datad (374:374:374) (356:356:356))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (481:481:481))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterX\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (545:545:545))
        (PORT datac (711:711:711) (688:688:688))
        (PORT datad (650:650:650) (604:604:604))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterX\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (839:839:839))
        (PORT datac (751:751:751) (757:757:757))
        (PORT datad (757:757:757) (761:761:761))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (393:393:393))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (833:833:833))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (930:930:930) (910:910:910))
        (PORT datad (683:683:683) (643:643:643))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (551:551:551))
        (PORT datad (668:668:668) (636:636:636))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (528:528:528))
        (PORT datab (740:740:740) (756:756:756))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (977:977:977) (949:949:949))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (382:382:382))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (473:473:473))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (383:383:383))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (381:381:381))
        (PORT datab (502:502:502) (547:547:547))
        (PORT datad (291:291:291) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (741:741:741))
        (PORT datab (481:481:481) (505:505:505))
        (PORT datad (285:285:285) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (388:388:388))
        (PORT datac (460:460:460) (509:509:509))
        (PORT datad (409:409:409) (439:439:439))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (407:407:407))
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (948:948:948))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (324:324:324))
        (PORT datab (1016:1016:1016) (977:977:977))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (323:323:323))
        (PORT datab (783:783:783) (782:782:782))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (322:322:322))
        (PORT datab (1362:1362:1362) (1331:1331:1331))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (322:322:322))
        (PORT datab (1221:1221:1221) (1172:1172:1172))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (322:322:322))
        (PORT datab (1281:1281:1281) (1240:1240:1240))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (756:756:756))
        (PORT datab (1080:1080:1080) (1056:1056:1056))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (368:368:368))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (392:392:392))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (368:368:368))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\R\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (773:773:773))
        (PORT datab (814:814:814) (812:812:812))
        (PORT datac (738:738:738) (745:745:745))
        (PORT datad (700:700:700) (712:712:712))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterY\[8\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (378:378:378))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|CounterY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (534:534:534))
        (PORT datab (313:313:313) (386:386:386))
        (PORT datac (409:409:409) (445:445:445))
        (PORT datad (704:704:704) (713:713:713))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\R\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (383:383:383))
        (PORT datac (266:266:266) (345:345:345))
        (PORT datad (271:271:271) (344:344:344))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\R\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\R\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (759:759:759))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (464:464:464) (484:484:484))
        (PORT datad (385:385:385) (365:365:365))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|dpm_re\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1432:1432:1432) (1417:1417:1417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1056:1056:1056))
        (PORT datad (756:756:756) (758:758:758))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add6\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (405:405:405))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1432:1432:1432) (1417:1417:1417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1432:1432:1432) (1417:1417:1417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1432:1432:1432) (1417:1417:1417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (368:368:368))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (287:287:287) (367:367:367))
        (PORT datac (253:253:253) (335:335:335))
        (PORT datad (258:258:258) (333:333:333))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (355:355:355))
        (PORT datac (246:246:246) (324:324:324))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (367:367:367))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (360:360:360))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (369:369:369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (360:360:360))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|dpm_addr_A\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (665:665:665) (640:640:640))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|dpm_addr_A\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datad (665:665:665) (640:640:640))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (819:819:819) (827:827:827))
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (517:517:517))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|dpm_addr_A\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datad (665:665:665) (641:641:641))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|dpm_addr_A\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (665:665:665) (640:640:640))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_addr_A\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1653:1653:1653))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode474w\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (363:363:363))
        (PORT datad (258:258:258) (324:324:324))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (751:751:751) (718:718:718))
        (PORT datac (758:758:758) (775:775:775))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (667:667:667))
        (PORT datab (763:763:763) (780:780:780))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (233:233:233) (266:266:266))
        (PORT datac (1081:1081:1081) (979:979:979))
        (PORT datad (267:267:267) (344:344:344))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (350:350:350))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_col\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_col\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1634:1634:1634))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (381:381:381))
        (PORT datab (284:284:284) (363:363:363))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (247:247:247) (317:317:317))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (380:380:380))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (252:252:252) (334:334:334))
        (PORT datad (258:258:258) (332:332:332))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (266:266:266))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (268:268:268) (346:346:346))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|mem_row\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|mem_row\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (885:885:885) (910:910:910))
        (PORT ena (1091:1091:1091) (1049:1049:1049))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (245:245:245) (322:322:322))
        (PORT datad (250:250:250) (321:321:321))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (232:232:232) (266:266:266))
        (PORT datac (251:251:251) (333:333:333))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datab (268:268:268) (341:341:341))
        (PORT datac (242:242:242) (320:320:320))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (290:290:290) (362:362:362))
        (PORT datac (244:244:244) (323:323:323))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (371:371:371))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (251:251:251) (334:334:334))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (908:908:908))
        (PORT datab (1097:1097:1097) (1079:1079:1079))
        (PORT datac (956:956:956) (907:907:907))
        (PORT datad (969:969:969) (916:916:916))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|dpm_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1618:1618:1618) (1563:1563:1563))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|dpm_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1655:1655:1655))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode504w\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (527:527:527))
        (PORT datab (515:515:515) (538:538:538))
        (PORT datac (817:817:817) (851:851:851))
        (PORT datad (386:386:386) (369:369:369))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (840:840:840))
        (PORT datab (804:804:804) (802:802:802))
        (PORT datac (757:757:757) (765:765:765))
        (PORT datad (743:743:743) (753:753:753))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (823:823:823))
        (PORT datac (763:763:763) (782:782:782))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1050:1050:1050))
        (PORT datab (825:825:825) (826:826:826))
        (PORT datac (721:721:721) (737:737:737))
        (PORT datad (764:764:764) (776:776:776))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (778:778:778))
        (PORT datab (788:788:788) (791:791:791))
        (PORT datac (717:717:717) (740:740:740))
        (PORT datad (726:726:726) (732:732:732))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[6\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (652:652:652))
        (PORT datab (383:383:383) (376:376:376))
        (PORT datac (637:637:637) (603:603:603))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\drawMod\|cd6x6_addr_B\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1639:1639:1639))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (775:775:775) (804:804:804))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (784:784:784))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1635:1635:1635))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1426:1426:1426))
        (PORT d[1] (1169:1169:1169) (1174:1174:1174))
        (PORT d[2] (1129:1129:1129) (1130:1130:1130))
        (PORT d[3] (1089:1089:1089) (1092:1092:1092))
        (PORT d[4] (1144:1144:1144) (1148:1148:1148))
        (PORT d[5] (1401:1401:1401) (1385:1385:1385))
        (PORT d[6] (1984:1984:1984) (1904:1904:1904))
        (PORT d[7] (852:852:852) (874:874:874))
        (PORT d[8] (1334:1334:1334) (1316:1316:1316))
        (PORT d[9] (839:839:839) (867:867:867))
        (PORT d[10] (839:839:839) (864:864:864))
        (PORT d[11] (1386:1386:1386) (1370:1370:1370))
        (PORT d[12] (875:875:875) (901:901:901))
        (PORT clk (1944:1944:1944) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1980:1980:1980))
        (PORT d[0] (989:989:989) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1072:1072:1072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1073:1073:1073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1106:1106:1106))
        (PORT d[1] (1413:1413:1413) (1396:1396:1396))
        (PORT d[2] (1126:1126:1126) (1136:1136:1136))
        (PORT d[3] (1422:1422:1422) (1408:1408:1408))
        (PORT d[4] (1154:1154:1154) (1160:1160:1160))
        (PORT d[5] (865:865:865) (881:881:881))
        (PORT d[6] (1687:1687:1687) (1626:1626:1626))
        (PORT d[7] (859:859:859) (882:882:882))
        (PORT d[8] (1377:1377:1377) (1359:1359:1359))
        (PORT d[9] (847:847:847) (875:875:875))
        (PORT d[10] (847:847:847) (872:872:872))
        (PORT d[11] (1159:1159:1159) (1160:1160:1160))
        (PORT d[12] (890:890:890) (917:917:917))
        (PORT clk (1936:1936:1936) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1972:1972:1972))
        (PORT d[0] (1001:1001:1001) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1065:1065:1065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1065:1065:1065))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1065:1065:1065))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (879:879:879) (807:807:807))
        (PORT datad (921:921:921) (845:845:845))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|CounterX\[6\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (508:508:508))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (508:508:508))
        (PORT datad (478:478:478) (512:512:512))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1789:1789:1789))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2825:2825:2825))
        (PORT d[1] (2462:2462:2462) (2357:2357:2357))
        (PORT d[2] (2668:2668:2668) (2725:2725:2725))
        (PORT d[3] (2923:2923:2923) (2966:2966:2966))
        (PORT d[4] (2914:2914:2914) (2936:2936:2936))
        (PORT d[5] (3262:3262:3262) (3083:3083:3083))
        (PORT d[6] (2128:2128:2128) (2019:2019:2019))
        (PORT d[7] (2201:2201:2201) (2102:2102:2102))
        (PORT d[8] (3245:3245:3245) (3083:3083:3083))
        (PORT d[9] (2424:2424:2424) (2439:2439:2439))
        (PORT d[10] (2115:2115:2115) (2021:2021:2021))
        (PORT d[11] (1859:1859:1859) (1881:1881:1881))
        (PORT d[12] (3485:3485:3485) (3462:3462:3462))
        (PORT clk (1942:1942:1942) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1596:1596:1596))
        (PORT clk (1942:1942:1942) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1979:1979:1979))
        (PORT d[0] (2220:2220:2220) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2114:2114:2114))
        (PORT d[1] (2154:2154:2154) (2071:2071:2071))
        (PORT d[2] (2227:2227:2227) (2155:2155:2155))
        (PORT d[3] (2284:2284:2284) (2210:2210:2210))
        (PORT d[4] (1876:1876:1876) (1882:1882:1882))
        (PORT d[5] (1906:1906:1906) (1847:1847:1847))
        (PORT d[6] (2163:2163:2163) (2146:2146:2146))
        (PORT d[7] (1833:1833:1833) (1740:1740:1740))
        (PORT d[8] (2084:2084:2084) (2046:2046:2046))
        (PORT d[9] (1895:1895:1895) (1891:1891:1891))
        (PORT d[10] (1743:1743:1743) (1721:1721:1721))
        (PORT d[11] (1798:1798:1798) (1772:1772:1772))
        (PORT d[12] (1823:1823:1823) (1817:1817:1817))
        (PORT clk (1903:1903:1903) (1898:1898:1898))
        (PORT ena (2873:2873:2873) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1898:1898:1898))
        (PORT d[0] (2873:2873:2873) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (PORT datad (467:467:467) (499:499:499))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode484w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (903:903:903))
        (PORT datab (545:545:545) (601:601:601))
        (PORT datac (397:397:397) (392:392:392))
        (PORT datad (517:517:517) (556:556:556))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1809:1809:1809))
        (PORT clk (1948:1948:1948) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2830:2830:2830))
        (PORT d[1] (2513:2513:2513) (2423:2423:2423))
        (PORT d[2] (2693:2693:2693) (2752:2752:2752))
        (PORT d[3] (2626:2626:2626) (2684:2684:2684))
        (PORT d[4] (2876:2876:2876) (2893:2893:2893))
        (PORT d[5] (3418:3418:3418) (3255:3255:3255))
        (PORT d[6] (2139:2139:2139) (2027:2027:2027))
        (PORT d[7] (1883:1883:1883) (1790:1790:1790))
        (PORT d[8] (3227:3227:3227) (3067:3067:3067))
        (PORT d[9] (2387:2387:2387) (2383:2383:2383))
        (PORT d[10] (1800:1800:1800) (1718:1718:1718))
        (PORT d[11] (1560:1560:1560) (1595:1595:1595))
        (PORT d[12] (3537:3537:3537) (3528:3528:3528))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1964:1964:1964))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (PORT d[0] (2589:2589:2589) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1900:1900:1900))
        (PORT d[1] (2201:2201:2201) (2128:2128:2128))
        (PORT d[2] (1909:1909:1909) (1835:1835:1835))
        (PORT d[3] (1963:1963:1963) (1893:1893:1893))
        (PORT d[4] (1816:1816:1816) (1808:1808:1808))
        (PORT d[5] (1630:1630:1630) (1584:1584:1584))
        (PORT d[6] (1810:1810:1810) (1807:1807:1807))
        (PORT d[7] (1803:1803:1803) (1704:1704:1704))
        (PORT d[8] (1885:1885:1885) (1887:1887:1887))
        (PORT d[9] (1619:1619:1619) (1631:1631:1631))
        (PORT d[10] (1464:1464:1464) (1456:1456:1456))
        (PORT d[11] (1713:1713:1713) (1580:1580:1580))
        (PORT d[12] (1718:1718:1718) (1673:1673:1673))
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (PORT ena (2851:2851:2851) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (PORT d[0] (2851:2851:2851) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (871:871:871))
        (PORT datab (805:805:805) (832:832:832))
        (PORT datac (1624:1624:1624) (1582:1582:1582))
        (PORT datad (1796:1796:1796) (1703:1703:1703))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode494w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (370:370:370))
        (PORT datad (467:467:467) (498:498:498))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode494w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (904:904:904))
        (PORT datab (545:545:545) (602:602:602))
        (PORT datac (228:228:228) (273:273:273))
        (PORT datad (518:518:518) (557:557:557))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1329:1329:1329))
        (PORT clk (1967:1967:1967) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1116:1116:1116))
        (PORT d[1] (1116:1116:1116) (1128:1128:1128))
        (PORT d[2] (2213:2213:2213) (2243:2243:2243))
        (PORT d[3] (1118:1118:1118) (1125:1125:1125))
        (PORT d[4] (1840:1840:1840) (1828:1828:1828))
        (PORT d[5] (1696:1696:1696) (1673:1673:1673))
        (PORT d[6] (1370:1370:1370) (1355:1355:1355))
        (PORT d[7] (1653:1653:1653) (1613:1613:1613))
        (PORT d[8] (1425:1425:1425) (1421:1421:1421))
        (PORT d[9] (1741:1741:1741) (1724:1724:1724))
        (PORT d[10] (1142:1142:1142) (1153:1153:1153))
        (PORT d[11] (2254:2254:2254) (2315:2315:2315))
        (PORT d[12] (1396:1396:1396) (1384:1384:1384))
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1493:1493:1493))
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2004:2004:2004))
        (PORT d[0] (1856:1856:1856) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1452:1452:1452))
        (PORT d[1] (1504:1504:1504) (1497:1497:1497))
        (PORT d[2] (1465:1465:1465) (1457:1457:1457))
        (PORT d[3] (1711:1711:1711) (1705:1705:1705))
        (PORT d[4] (1528:1528:1528) (1529:1529:1529))
        (PORT d[5] (1461:1461:1461) (1456:1456:1456))
        (PORT d[6] (1413:1413:1413) (1376:1376:1376))
        (PORT d[7] (1462:1462:1462) (1424:1424:1424))
        (PORT d[8] (1466:1466:1466) (1431:1431:1431))
        (PORT d[9] (1390:1390:1390) (1358:1358:1358))
        (PORT d[10] (1439:1439:1439) (1412:1412:1412))
        (PORT d[11] (1405:1405:1405) (1365:1365:1365))
        (PORT d[12] (1451:1451:1451) (1424:1424:1424))
        (PORT clk (1925:1925:1925) (1923:1923:1923))
        (PORT ena (2236:2236:2236) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1923:1923:1923))
        (PORT d[0] (2236:2236:2236) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode514w\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (722:722:722))
        (PORT datab (797:797:797) (808:808:808))
        (PORT datac (730:730:730) (750:750:750))
        (PORT datad (704:704:704) (679:679:679))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1768:1768:1768))
        (PORT clk (1943:1943:1943) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3115:3115:3115))
        (PORT d[1] (2126:2126:2126) (2034:2034:2034))
        (PORT d[2] (2650:2650:2650) (2712:2712:2712))
        (PORT d[3] (2643:2643:2643) (2690:2690:2690))
        (PORT d[4] (2940:2940:2940) (2960:2960:2960))
        (PORT d[5] (2939:2939:2939) (2773:2773:2773))
        (PORT d[6] (2111:2111:2111) (2004:2004:2004))
        (PORT d[7] (2202:2202:2202) (2103:2103:2103))
        (PORT d[8] (3501:3501:3501) (3321:3321:3321))
        (PORT d[9] (2773:2773:2773) (2771:2771:2771))
        (PORT d[10] (2115:2115:2115) (2022:2022:2022))
        (PORT d[11] (1867:1867:1867) (1890:1890:1890))
        (PORT d[12] (3485:3485:3485) (3461:3461:3461))
        (PORT clk (1940:1940:1940) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1571:1571:1571))
        (PORT clk (1940:1940:1940) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1978:1978:1978))
        (PORT d[0] (2194:2194:2194) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1855:1855:1855))
        (PORT d[1] (2157:2157:2157) (2073:2073:2073))
        (PORT d[2] (1970:1970:1970) (1928:1928:1928))
        (PORT d[3] (2271:2271:2271) (2198:2198:2198))
        (PORT d[4] (1851:1851:1851) (1857:1857:1857))
        (PORT d[5] (1951:1951:1951) (1888:1888:1888))
        (PORT d[6] (2120:2120:2120) (2103:2103:2103))
        (PORT d[7] (2208:2208:2208) (2081:2081:2081))
        (PORT d[8] (1847:1847:1847) (1843:1843:1843))
        (PORT d[9] (1932:1932:1932) (1926:1926:1926))
        (PORT d[10] (1789:1789:1789) (1763:1763:1763))
        (PORT d[11] (1803:1803:1803) (1778:1778:1778))
        (PORT d[12] (1790:1790:1790) (1788:1788:1788))
        (PORT clk (1901:1901:1901) (1897:1897:1897))
        (PORT ena (3148:3148:3148) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1897:1897:1897))
        (PORT d[0] (3148:3148:3148) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (873:873:873))
        (PORT datab (806:806:806) (833:833:833))
        (PORT datac (1468:1468:1468) (1347:1347:1347))
        (PORT datad (1848:1848:1848) (1758:1758:1758))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (741:741:741))
        (PORT datab (815:815:815) (831:831:831))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (384:384:384))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (266:266:266) (346:346:346))
        (PORT datad (272:272:272) (344:344:344))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|inDisplayArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datab (248:248:248) (276:276:276))
        (PORT datad (709:709:709) (722:722:722))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|inDisplayArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode454w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (894:894:894))
        (PORT datab (543:543:543) (599:599:599))
        (PORT datac (220:220:220) (264:264:264))
        (PORT datad (508:508:508) (546:546:546))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1670:1670:1670))
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1718:1718:1718))
        (PORT d[1] (1523:1523:1523) (1523:1523:1523))
        (PORT d[2] (2541:2541:2541) (2549:2549:2549))
        (PORT d[3] (1895:1895:1895) (1930:1930:1930))
        (PORT d[4] (2414:2414:2414) (2373:2373:2373))
        (PORT d[5] (1681:1681:1681) (1654:1654:1654))
        (PORT d[6] (1677:1677:1677) (1626:1626:1626))
        (PORT d[7] (2270:2270:2270) (2200:2200:2200))
        (PORT d[8] (1765:1765:1765) (1751:1751:1751))
        (PORT d[9] (1726:1726:1726) (1709:1709:1709))
        (PORT d[10] (1766:1766:1766) (1749:1749:1749))
        (PORT d[11] (2267:2267:2267) (2323:2323:2323))
        (PORT d[12] (1753:1753:1753) (1724:1724:1724))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1768:1768:1768))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (PORT d[0] (2435:2435:2435) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1775:1775:1775))
        (PORT d[1] (2067:2067:2067) (2025:2025:2025))
        (PORT d[2] (1797:1797:1797) (1777:1777:1777))
        (PORT d[3] (1765:1765:1765) (1755:1755:1755))
        (PORT d[4] (1834:1834:1834) (1819:1819:1819))
        (PORT d[5] (1791:1791:1791) (1773:1773:1773))
        (PORT d[6] (1711:1711:1711) (1664:1664:1664))
        (PORT d[7] (1742:1742:1742) (1690:1690:1690))
        (PORT d[8] (1792:1792:1792) (1742:1742:1742))
        (PORT d[9] (1701:1701:1701) (1657:1657:1657))
        (PORT d[10] (1739:1739:1739) (1699:1699:1699))
        (PORT d[11] (1683:1683:1683) (1639:1639:1639))
        (PORT d[12] (1393:1393:1393) (1369:1369:1369))
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT ena (2542:2542:2542) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT d[0] (2542:2542:2542) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode437w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (896:896:896))
        (PORT datab (544:544:544) (600:600:600))
        (PORT datac (395:395:395) (390:390:390))
        (PORT datad (510:510:510) (548:548:548))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1702:1702:1702))
        (PORT clk (1945:1945:1945) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2098:2098:2098))
        (PORT d[1] (2077:2077:2077) (2060:2060:2060))
        (PORT d[2] (1809:1809:1809) (1806:1806:1806))
        (PORT d[3] (1798:1798:1798) (1792:1792:1792))
        (PORT d[4] (2177:2177:2177) (2158:2158:2158))
        (PORT d[5] (1731:1731:1731) (1710:1710:1710))
        (PORT d[6] (2072:2072:2072) (2030:2030:2030))
        (PORT d[7] (2114:2114:2114) (2075:2075:2075))
        (PORT d[8] (2005:2005:2005) (1956:1956:1956))
        (PORT d[9] (2256:2256:2256) (2191:2191:2191))
        (PORT d[10] (2438:2438:2438) (2441:2441:2441))
        (PORT d[11] (1691:1691:1691) (1682:1682:1682))
        (PORT d[12] (1724:1724:1724) (1700:1700:1700))
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2069:2069:2069))
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1980:1980:1980))
        (PORT d[0] (2754:2754:2754) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1479:1479:1479))
        (PORT d[1] (1749:1749:1749) (1724:1724:1724))
        (PORT d[2] (1468:1468:1468) (1451:1451:1451))
        (PORT d[3] (1479:1479:1479) (1457:1457:1457))
        (PORT d[4] (1777:1777:1777) (1738:1738:1738))
        (PORT d[5] (2076:2076:2076) (2022:2022:2022))
        (PORT d[6] (1627:1627:1627) (1562:1562:1562))
        (PORT d[7] (1384:1384:1384) (1325:1325:1325))
        (PORT d[8] (1429:1429:1429) (1394:1394:1394))
        (PORT d[9] (1424:1424:1424) (1415:1415:1415))
        (PORT d[10] (1363:1363:1363) (1321:1321:1321))
        (PORT d[11] (1392:1392:1392) (1353:1353:1353))
        (PORT d[12] (1467:1467:1467) (1420:1420:1420))
        (PORT clk (1903:1903:1903) (1899:1899:1899))
        (PORT ena (2555:2555:2555) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1899:1899:1899))
        (PORT d[0] (2555:2555:2555) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (868:868:868))
        (PORT datab (802:802:802) (829:829:829))
        (PORT datac (1308:1308:1308) (1242:1242:1242))
        (PORT datad (1177:1177:1177) (1092:1092:1092))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode564w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (308:308:308))
        (PORT datab (545:545:545) (601:601:601))
        (PORT datac (822:822:822) (858:858:858))
        (PORT datad (516:516:516) (555:555:555))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1077:1077:1077))
        (PORT clk (1955:1955:1955) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3488:3488:3488))
        (PORT d[1] (2290:2290:2290) (2155:2155:2155))
        (PORT d[2] (2569:2569:2569) (2613:2613:2613))
        (PORT d[3] (3717:3717:3717) (3808:3808:3808))
        (PORT d[4] (3637:3637:3637) (3459:3459:3459))
        (PORT d[5] (2779:2779:2779) (2766:2766:2766))
        (PORT d[6] (2104:2104:2104) (2092:2092:2092))
        (PORT d[7] (1785:1785:1785) (1793:1793:1793))
        (PORT d[8] (2719:2719:2719) (2599:2599:2599))
        (PORT d[9] (3079:3079:3079) (2946:2946:2946))
        (PORT d[10] (2835:2835:2835) (2768:2768:2768))
        (PORT d[11] (1735:1735:1735) (1731:1731:1731))
        (PORT d[12] (2754:2754:2754) (2747:2747:2747))
        (PORT clk (1952:1952:1952) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2200:2200:2200))
        (PORT clk (1952:1952:1952) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1990:1990:1990))
        (PORT d[0] (2813:2813:2813) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1894:1894:1894))
        (PORT d[1] (2627:2627:2627) (2490:2490:2490))
        (PORT d[2] (2675:2675:2675) (2514:2514:2514))
        (PORT d[3] (2814:2814:2814) (2832:2832:2832))
        (PORT d[4] (1762:1762:1762) (1653:1653:1653))
        (PORT d[5] (2621:2621:2621) (2561:2561:2561))
        (PORT d[6] (1447:1447:1447) (1444:1444:1444))
        (PORT d[7] (1485:1485:1485) (1480:1480:1480))
        (PORT d[8] (1767:1767:1767) (1750:1750:1750))
        (PORT d[9] (1784:1784:1784) (1769:1769:1769))
        (PORT d[10] (1664:1664:1664) (1612:1612:1612))
        (PORT d[11] (1446:1446:1446) (1444:1444:1444))
        (PORT d[12] (1592:1592:1592) (1608:1608:1608))
        (PORT clk (1913:1913:1913) (1909:1909:1909))
        (PORT ena (2511:2511:2511) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1909:1909:1909))
        (PORT d[0] (2511:2511:2511) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode554w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (892:892:892))
        (PORT datab (543:543:543) (599:599:599))
        (PORT datac (394:394:394) (388:388:388))
        (PORT datad (507:507:507) (544:544:544))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (752:752:752))
        (PORT clk (1955:1955:1955) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3792:3792:3792))
        (PORT d[1] (2016:2016:2016) (1916:1916:1916))
        (PORT d[2] (2640:2640:2640) (2674:2674:2674))
        (PORT d[3] (4039:4039:4039) (4116:4116:4116))
        (PORT d[4] (4052:4052:4052) (3869:3869:3869))
        (PORT d[5] (2786:2786:2786) (2782:2782:2782))
        (PORT d[6] (3002:3002:3002) (2938:2938:2938))
        (PORT d[7] (1803:1803:1803) (1803:1803:1803))
        (PORT d[8] (1806:1806:1806) (1719:1719:1719))
        (PORT d[9] (3360:3360:3360) (3215:3215:3215))
        (PORT d[10] (3150:3150:3150) (3070:3070:3070))
        (PORT d[11] (1656:1656:1656) (1643:1643:1643))
        (PORT d[12] (3568:3568:3568) (3492:3492:3492))
        (PORT clk (1952:1952:1952) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2297:2297:2297))
        (PORT clk (1952:1952:1952) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
        (PORT d[0] (2934:2934:2934) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2589:2589:2589))
        (PORT d[1] (3567:3567:3567) (3377:3377:3377))
        (PORT d[2] (2052:2052:2052) (1941:1941:1941))
        (PORT d[3] (2188:2188:2188) (2213:2213:2213))
        (PORT d[4] (2443:2443:2443) (2306:2306:2306))
        (PORT d[5] (2270:2270:2270) (2221:2221:2221))
        (PORT d[6] (1790:1790:1790) (1775:1775:1775))
        (PORT d[7] (1842:1842:1842) (1824:1824:1824))
        (PORT d[8] (1835:1835:1835) (1820:1820:1820))
        (PORT d[9] (1797:1797:1797) (1792:1792:1792))
        (PORT d[10] (1768:1768:1768) (1732:1732:1732))
        (PORT d[11] (1545:1545:1545) (1543:1543:1543))
        (PORT d[12] (1701:1701:1701) (1682:1682:1682))
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (PORT ena (2795:2795:2795) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (PORT d[0] (2795:2795:2795) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (872:872:872))
        (PORT datab (806:806:806) (833:833:833))
        (PORT datac (1546:1546:1546) (1505:1505:1505))
        (PORT datad (1676:1676:1676) (1635:1635:1635))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode533w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (901:901:901))
        (PORT datab (545:545:545) (601:601:601))
        (PORT datac (396:396:396) (391:391:391))
        (PORT datad (515:515:515) (554:554:554))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1372:1372:1372))
        (PORT clk (1948:1948:1948) (1987:1987:1987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2773:2773:2773))
        (PORT d[1] (2909:2909:2909) (2743:2743:2743))
        (PORT d[2] (2641:2641:2641) (2686:2686:2686))
        (PORT d[3] (3374:3374:3374) (3473:3473:3473))
        (PORT d[4] (3322:3322:3322) (3147:3147:3147))
        (PORT d[5] (2476:2476:2476) (2471:2471:2471))
        (PORT d[6] (2347:2347:2347) (2315:2315:2315))
        (PORT d[7] (2725:2725:2725) (2684:2684:2684))
        (PORT d[8] (3048:3048:3048) (2911:2911:2911))
        (PORT d[9] (2702:2702:2702) (2576:2576:2576))
        (PORT d[10] (2519:2519:2519) (2458:2458:2458))
        (PORT d[11] (1742:1742:1742) (1744:1744:1744))
        (PORT d[12] (2436:2436:2436) (2443:2443:2443))
        (PORT clk (1945:1945:1945) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2055:2055:2055))
        (PORT clk (1945:1945:1945) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1987:1987:1987))
        (PORT d[0] (2722:2722:2722) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2247:2247:2247))
        (PORT d[1] (3035:3035:3035) (2866:2866:2866))
        (PORT d[2] (2706:2706:2706) (2670:2670:2670))
        (PORT d[3] (2528:2528:2528) (2555:2555:2555))
        (PORT d[4] (2946:2946:2946) (2774:2774:2774))
        (PORT d[5] (2700:2700:2700) (2641:2641:2641))
        (PORT d[6] (1827:1827:1827) (1814:1814:1814))
        (PORT d[7] (1810:1810:1810) (1790:1790:1790))
        (PORT d[8] (2140:2140:2140) (2130:2130:2130))
        (PORT d[9] (2044:2044:2044) (1990:1990:1990))
        (PORT d[10] (1689:1689:1689) (1656:1656:1656))
        (PORT d[11] (1546:1546:1546) (1542:1542:1542))
        (PORT d[12] (1575:1575:1575) (1586:1586:1586))
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2817:2817:2817) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (PORT d[0] (2817:2817:2817) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode544w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (898:898:898))
        (PORT datab (545:545:545) (601:601:601))
        (PORT datac (224:224:224) (269:269:269))
        (PORT datad (513:513:513) (551:551:551))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1409:1409:1409))
        (PORT clk (1963:1963:1963) (1999:1999:1999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1465:1465:1465))
        (PORT d[1] (1427:1427:1427) (1412:1412:1412))
        (PORT d[2] (2283:2283:2283) (2316:2316:2316))
        (PORT d[3] (2214:2214:2214) (2242:2242:2242))
        (PORT d[4] (1810:1810:1810) (1799:1799:1799))
        (PORT d[5] (1416:1416:1416) (1401:1401:1401))
        (PORT d[6] (1406:1406:1406) (1397:1397:1397))
        (PORT d[7] (2291:2291:2291) (2223:2223:2223))
        (PORT d[8] (1460:1460:1460) (1457:1457:1457))
        (PORT d[9] (1453:1453:1453) (1451:1451:1451))
        (PORT d[10] (1449:1449:1449) (1448:1448:1448))
        (PORT d[11] (1666:1666:1666) (1629:1629:1629))
        (PORT d[12] (1447:1447:1447) (1432:1432:1432))
        (PORT clk (1960:1960:1960) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1488:1488:1488))
        (PORT clk (1960:1960:1960) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1999:1999:1999))
        (PORT d[0] (2137:2137:2137) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1441:1441:1441))
        (PORT d[1] (1725:1725:1725) (1700:1700:1700))
        (PORT d[2] (1449:1449:1449) (1444:1444:1444))
        (PORT d[3] (2059:2059:2059) (2033:2033:2033))
        (PORT d[4] (1515:1515:1515) (1516:1516:1516))
        (PORT d[5] (1500:1500:1500) (1496:1496:1496))
        (PORT d[6] (1429:1429:1429) (1394:1394:1394))
        (PORT d[7] (1999:1999:1999) (1912:1912:1912))
        (PORT d[8] (1472:1472:1472) (1437:1437:1437))
        (PORT d[9] (1415:1415:1415) (1381:1381:1381))
        (PORT d[10] (1421:1421:1421) (1379:1379:1379))
        (PORT d[11] (1412:1412:1412) (1380:1380:1380))
        (PORT d[12] (1492:1492:1492) (1463:1463:1463))
        (PORT clk (1921:1921:1921) (1918:1918:1918))
        (PORT ena (2255:2255:2255) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1918:1918:1918))
        (PORT d[0] (2255:2255:2255) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (871:871:871))
        (PORT datab (805:805:805) (832:832:832))
        (PORT datac (1572:1572:1572) (1510:1510:1510))
        (PORT datad (1031:1031:1031) (986:986:986))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (817:817:817))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode584w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (900:900:900))
        (PORT datab (545:545:545) (601:601:601))
        (PORT datac (225:225:225) (270:270:270))
        (PORT datad (514:514:514) (553:553:553))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2081:2081:2081))
        (PORT clk (1947:1947:1947) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2891:2891:2891))
        (PORT d[1] (3127:3127:3127) (3001:3001:3001))
        (PORT d[2] (3115:3115:3115) (3172:3172:3172))
        (PORT d[3] (3003:3003:3003) (3063:3063:3063))
        (PORT d[4] (2870:2870:2870) (2889:2889:2889))
        (PORT d[5] (3409:3409:3409) (3245:3245:3245))
        (PORT d[6] (2144:2144:2144) (2036:2036:2036))
        (PORT d[7] (2186:2186:2186) (2083:2083:2083))
        (PORT d[8] (2949:2949:2949) (2803:2803:2803))
        (PORT d[9] (2430:2430:2430) (2427:2427:2427))
        (PORT d[10] (2367:2367:2367) (2366:2366:2366))
        (PORT d[11] (1792:1792:1792) (1805:1805:1805))
        (PORT d[12] (3228:3228:3228) (3225:3225:3225))
        (PORT clk (1944:1944:1944) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1957:1957:1957))
        (PORT clk (1944:1944:1944) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (PORT d[0] (2584:2584:2584) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1536:1536:1536))
        (PORT d[1] (1541:1541:1541) (1480:1480:1480))
        (PORT d[2] (1582:1582:1582) (1514:1514:1514))
        (PORT d[3] (1630:1630:1630) (1567:1567:1567))
        (PORT d[4] (2153:2153:2153) (2140:2140:2140))
        (PORT d[5] (1574:1574:1574) (1515:1515:1515))
        (PORT d[6] (1486:1486:1486) (1487:1487:1487))
        (PORT d[7] (1827:1827:1827) (1727:1727:1727))
        (PORT d[8] (1507:1507:1507) (1379:1379:1379))
        (PORT d[9] (1482:1482:1482) (1476:1476:1476))
        (PORT d[10] (1334:1334:1334) (1310:1310:1310))
        (PORT d[11] (1579:1579:1579) (1475:1475:1475))
        (PORT d[12] (1477:1477:1477) (1342:1342:1342))
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (PORT ena (2601:2601:2601) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (PORT d[0] (2601:2601:2601) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode574w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (890:890:890))
        (PORT datab (543:543:543) (598:598:598))
        (PORT datac (393:393:393) (388:388:388))
        (PORT datad (505:505:505) (542:542:542))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2098:2098:2098))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2539:2539:2539))
        (PORT d[1] (2836:2836:2836) (2730:2730:2730))
        (PORT d[2] (3406:3406:3406) (3460:3460:3460))
        (PORT d[3] (2972:2972:2972) (3042:3042:3042))
        (PORT d[4] (2836:2836:2836) (2838:2838:2838))
        (PORT d[5] (3085:3085:3085) (2936:2936:2936))
        (PORT d[6] (3077:3077:3077) (2925:2925:2925))
        (PORT d[7] (2854:2854:2854) (2886:2886:2886))
        (PORT d[8] (2312:2312:2312) (2182:2182:2182))
        (PORT d[9] (2685:2685:2685) (2660:2660:2660))
        (PORT d[10] (2333:2333:2333) (2332:2332:2332))
        (PORT d[11] (2423:2423:2423) (2404:2404:2404))
        (PORT d[12] (3187:3187:3187) (3184:3184:3184))
        (PORT clk (1942:1942:1942) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2159:2159:2159))
        (PORT clk (1942:1942:1942) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1979:1979:1979))
        (PORT d[0] (2802:2802:2802) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1839:1839:1839))
        (PORT d[1] (1874:1874:1874) (1800:1800:1800))
        (PORT d[2] (1921:1921:1921) (1849:1849:1849))
        (PORT d[3] (1969:1969:1969) (1895:1895:1895))
        (PORT d[4] (2136:2136:2136) (2121:2121:2121))
        (PORT d[5] (1859:1859:1859) (1788:1788:1788))
        (PORT d[6] (1810:1810:1810) (1802:1802:1802))
        (PORT d[7] (1509:1509:1509) (1406:1406:1406))
        (PORT d[8] (1659:1659:1659) (1601:1601:1601))
        (PORT d[9] (1601:1601:1601) (1603:1603:1603))
        (PORT d[10] (1430:1430:1430) (1418:1418:1418))
        (PORT d[11] (1743:1743:1743) (1597:1597:1597))
        (PORT d[12] (1745:1745:1745) (1714:1714:1714))
        (PORT clk (1903:1903:1903) (1898:1898:1898))
        (PORT ena (2833:2833:2833) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1898:1898:1898))
        (PORT d[0] (2833:2833:2833) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (873:873:873))
        (PORT datab (806:806:806) (834:834:834))
        (PORT datac (1605:1605:1605) (1438:1438:1438))
        (PORT datad (1509:1509:1509) (1433:1433:1433))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode604w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (892:892:892))
        (PORT datab (543:543:543) (599:599:599))
        (PORT datac (219:219:219) (263:263:263))
        (PORT datad (506:506:506) (543:543:543))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1737:1737:1737))
        (PORT clk (1937:1937:1937) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1742:1742:1742))
        (PORT d[1] (1804:1804:1804) (1788:1788:1788))
        (PORT d[2] (2540:2540:2540) (2552:2552:2552))
        (PORT d[3] (2139:2139:2139) (2146:2146:2146))
        (PORT d[4] (2120:2120:2120) (2094:2094:2094))
        (PORT d[5] (1693:1693:1693) (1665:1665:1665))
        (PORT d[6] (1706:1706:1706) (1676:1676:1676))
        (PORT d[7] (1991:1991:1991) (1942:1942:1942))
        (PORT d[8] (1791:1791:1791) (1776:1776:1776))
        (PORT d[9] (1753:1753:1753) (1730:1730:1730))
        (PORT d[10] (1754:1754:1754) (1737:1737:1737))
        (PORT d[11] (1969:1969:1969) (1913:1913:1913))
        (PORT d[12] (1758:1758:1758) (1730:1730:1730))
        (PORT clk (1934:1934:1934) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1823:1823:1823))
        (PORT clk (1934:1934:1934) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1972:1972:1972))
        (PORT d[0] (2460:2460:2460) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1726:1726:1726))
        (PORT d[1] (2066:2066:2066) (2025:2025:2025))
        (PORT d[2] (1773:1773:1773) (1754:1754:1754))
        (PORT d[3] (1989:1989:1989) (1960:1960:1960))
        (PORT d[4] (1835:1835:1835) (1820:1820:1820))
        (PORT d[5] (1778:1778:1778) (1744:1744:1744))
        (PORT d[6] (1720:1720:1720) (1673:1673:1673))
        (PORT d[7] (2298:2298:2298) (2201:2201:2201))
        (PORT d[8] (1782:1782:1782) (1731:1731:1731))
        (PORT d[9] (1710:1710:1710) (1657:1657:1657))
        (PORT d[10] (1740:1740:1740) (1700:1700:1700))
        (PORT d[11] (1705:1705:1705) (1655:1655:1655))
        (PORT d[12] (1730:1730:1730) (1680:1680:1680))
        (PORT clk (1895:1895:1895) (1891:1891:1891))
        (PORT ena (2564:2564:2564) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1891:1891:1891))
        (PORT d[0] (2564:2564:2564) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode594w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (900:900:900))
        (PORT datab (548:548:548) (592:592:592))
        (PORT datac (396:396:396) (391:391:391))
        (PORT datad (511:511:511) (560:560:560))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1778:1778:1778))
        (PORT clk (1946:1946:1946) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3240:3240:3240))
        (PORT d[1] (2467:2467:2467) (2363:2363:2363))
        (PORT d[2] (2709:2709:2709) (2765:2765:2765))
        (PORT d[3] (2588:2588:2588) (2646:2646:2646))
        (PORT d[4] (2907:2907:2907) (2928:2928:2928))
        (PORT d[5] (3246:3246:3246) (3069:3069:3069))
        (PORT d[6] (2492:2492:2492) (2370:2370:2370))
        (PORT d[7] (2193:2193:2193) (2094:2094:2094))
        (PORT d[8] (3224:3224:3224) (3065:3065:3065))
        (PORT d[9] (2746:2746:2746) (2748:2748:2748))
        (PORT d[10] (2107:2107:2107) (2012:2012:2012))
        (PORT d[11] (1883:1883:1883) (1904:1904:1904))
        (PORT d[12] (3518:3518:3518) (3494:3494:3494))
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2037:2037:2037))
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
        (PORT d[0] (2733:2733:2733) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1864:1864:1864))
        (PORT d[1] (1894:1894:1894) (1836:1836:1836))
        (PORT d[2] (1914:1914:1914) (1841:1841:1841))
        (PORT d[3] (1989:1989:1989) (1919:1919:1919))
        (PORT d[4] (1828:1828:1828) (1822:1822:1822))
        (PORT d[5] (1606:1606:1606) (1560:1560:1560))
        (PORT d[6] (1817:1817:1817) (1816:1816:1816))
        (PORT d[7] (2145:2145:2145) (2038:2038:2038))
        (PORT d[8] (1773:1773:1773) (1656:1656:1656))
        (PORT d[9] (1597:1597:1597) (1606:1606:1606))
        (PORT d[10] (1442:1442:1442) (1433:1433:1433))
        (PORT d[11] (1750:1750:1750) (1624:1624:1624))
        (PORT d[12] (1794:1794:1794) (1668:1668:1668))
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (PORT ena (2897:2897:2897) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (PORT d[0] (2897:2897:2897) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (867:867:867))
        (PORT datab (802:802:802) (828:828:828))
        (PORT datac (1299:1299:1299) (1243:1243:1243))
        (PORT datad (1658:1658:1658) (1602:1602:1602))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode464w\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (720:720:720))
        (PORT datab (764:764:764) (781:781:781))
        (PORT datac (760:760:760) (778:778:778))
        (PORT datad (702:702:702) (677:677:677))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1654:1654:1654))
        (PORT clk (1971:1971:1971) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1774:1774:1774))
        (PORT d[1] (1481:1481:1481) (1486:1486:1486))
        (PORT d[2] (1140:1140:1140) (1137:1137:1137))
        (PORT d[3] (1437:1437:1437) (1441:1441:1441))
        (PORT d[4] (1475:1475:1475) (1481:1481:1481))
        (PORT d[5] (2011:2011:2011) (1974:1974:1974))
        (PORT d[6] (1081:1081:1081) (1083:1083:1083))
        (PORT d[7] (1698:1698:1698) (1656:1656:1656))
        (PORT d[8] (1120:1120:1120) (1125:1125:1125))
        (PORT d[9] (1113:1113:1113) (1122:1122:1122))
        (PORT d[10] (1132:1132:1132) (1142:1142:1142))
        (PORT d[11] (1354:1354:1354) (1329:1329:1329))
        (PORT d[12] (1111:1111:1111) (1111:1111:1111))
        (PORT clk (1968:1968:1968) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1190:1190:1190))
        (PORT clk (1968:1968:1968) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (PORT d[0] (1821:1821:1821) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1429:1429:1429))
        (PORT d[1] (1460:1460:1460) (1452:1452:1452))
        (PORT d[2] (1488:1488:1488) (1471:1471:1471))
        (PORT d[3] (1963:1963:1963) (1933:1933:1933))
        (PORT d[4] (1180:1180:1180) (1190:1190:1190))
        (PORT d[5] (1150:1150:1150) (1164:1164:1164))
        (PORT d[6] (1097:1097:1097) (1071:1071:1071))
        (PORT d[7] (1047:1047:1047) (1010:1010:1010))
        (PORT d[8] (1147:1147:1147) (1119:1119:1119))
        (PORT d[9] (1121:1121:1121) (1105:1105:1105))
        (PORT d[10] (1093:1093:1093) (1078:1078:1078))
        (PORT d[11] (1105:1105:1105) (1085:1085:1085))
        (PORT d[12] (1115:1115:1115) (1103:1103:1103))
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (PORT ena (1917:1917:1917) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (PORT d[0] (1917:1917:1917) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|decode2\|w_anode474w\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (724:724:724))
        (PORT datab (763:763:763) (780:780:780))
        (PORT datac (758:758:758) (775:775:775))
        (PORT datad (705:705:705) (681:681:681))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1762:1762:1762))
        (PORT clk (1938:1938:1938) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3146:3146:3146))
        (PORT d[1] (3349:3349:3349) (3326:3326:3326))
        (PORT d[2] (2974:2974:2974) (3022:3022:3022))
        (PORT d[3] (2943:2943:2943) (2985:2985:2985))
        (PORT d[4] (2893:2893:2893) (2910:2910:2910))
        (PORT d[5] (2355:2355:2355) (2228:2228:2228))
        (PORT d[6] (2437:2437:2437) (2320:2320:2320))
        (PORT d[7] (2553:2553:2553) (2443:2443:2443))
        (PORT d[8] (3551:3551:3551) (3369:3369:3369))
        (PORT d[9] (2466:2466:2466) (2482:2482:2482))
        (PORT d[10] (2418:2418:2418) (2306:2306:2306))
        (PORT d[11] (2197:2197:2197) (2200:2200:2200))
        (PORT d[12] (3176:3176:3176) (3164:3164:3164))
        (PORT clk (1935:1935:1935) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2155:2155:2155))
        (PORT clk (1935:1935:1935) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (PORT d[0] (2812:2812:2812) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1901:1901:1901))
        (PORT d[1] (2194:2194:2194) (2112:2112:2112))
        (PORT d[2] (2249:2249:2249) (2192:2192:2192))
        (PORT d[3] (2304:2304:2304) (2230:2230:2230))
        (PORT d[4] (2204:2204:2204) (2196:2196:2196))
        (PORT d[5] (1924:1924:1924) (1865:1865:1865))
        (PORT d[6] (2155:2155:2155) (2135:2135:2135))
        (PORT d[7] (2133:2133:2133) (2026:2026:2026))
        (PORT d[8] (2094:2094:2094) (1963:1963:1963))
        (PORT d[9] (1914:1914:1914) (1909:1909:1909))
        (PORT d[10] (1762:1762:1762) (1740:1740:1740))
        (PORT d[11] (1886:1886:1886) (1899:1899:1899))
        (PORT d[12] (1759:1759:1759) (1739:1739:1739))
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (PORT ena (3108:3108:3108) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (PORT d[0] (3108:3108:3108) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (865:865:865))
        (PORT datab (800:800:800) (826:826:826))
        (PORT datac (919:919:919) (863:863:863))
        (PORT datad (1997:1997:1997) (1945:1945:1945))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (1560:1560:1560) (1512:1512:1512))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (741:741:741))
        (PORT datab (815:815:815) (831:831:831))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_R\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (1561:1561:1561) (1494:1494:1494))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_R\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1638:1638:1638))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1435:1435:1435))
        (PORT d[1] (1451:1451:1451) (1443:1443:1443))
        (PORT d[2] (1129:1129:1129) (1130:1130:1130))
        (PORT d[3] (1080:1080:1080) (1078:1078:1078))
        (PORT d[4] (1130:1130:1130) (1131:1131:1131))
        (PORT d[5] (812:812:812) (832:832:832))
        (PORT d[6] (1634:1634:1634) (1574:1574:1574))
        (PORT d[7] (805:805:805) (829:829:829))
        (PORT d[8] (1072:1072:1072) (1077:1077:1077))
        (PORT d[9] (857:857:857) (884:884:884))
        (PORT d[10] (859:859:859) (882:882:882))
        (PORT d[11] (1400:1400:1400) (1385:1385:1385))
        (PORT d[12] (1124:1124:1124) (1138:1138:1138))
        (PORT clk (1945:1945:1945) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1983:1983:1983))
        (PORT d[0] (979:979:979) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1436:1436:1436))
        (PORT d[1] (1490:1490:1490) (1482:1482:1482))
        (PORT d[2] (846:846:846) (856:856:856))
        (PORT d[3] (797:797:797) (800:800:800))
        (PORT d[4] (1447:1447:1447) (1437:1437:1437))
        (PORT d[5] (1415:1415:1415) (1396:1396:1396))
        (PORT d[6] (1388:1388:1388) (1341:1341:1341))
        (PORT d[7] (1135:1135:1135) (1133:1133:1133))
        (PORT d[8] (1364:1364:1364) (1345:1345:1345))
        (PORT d[9] (853:853:853) (871:871:871))
        (PORT d[10] (835:835:835) (845:845:845))
        (PORT d[11] (1406:1406:1406) (1392:1392:1392))
        (PORT d[12] (842:842:842) (850:850:850))
        (PORT clk (1948:1948:1948) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1984:1984:1984))
        (PORT d[0] (629:629:629) (645:645:645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1077:1077:1077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (726:726:726) (695:695:695))
        (PORT datac (698:698:698) (698:698:698))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1534:1534:1534))
        (PORT clk (1970:1970:1970) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1774:1774:1774))
        (PORT d[1] (1526:1526:1526) (1529:1529:1529))
        (PORT d[2] (1429:1429:1429) (1399:1399:1399))
        (PORT d[3] (1726:1726:1726) (1712:1712:1712))
        (PORT d[4] (1501:1501:1501) (1505:1505:1505))
        (PORT d[5] (1703:1703:1703) (1681:1681:1681))
        (PORT d[6] (1096:1096:1096) (1099:1099:1099))
        (PORT d[7] (1703:1703:1703) (1662:1662:1662))
        (PORT d[8] (1127:1127:1127) (1130:1130:1130))
        (PORT d[9] (1723:1723:1723) (1707:1707:1707))
        (PORT d[10] (1141:1141:1141) (1152:1152:1152))
        (PORT d[11] (1393:1393:1393) (1368:1368:1368))
        (PORT d[12] (1128:1128:1128) (1131:1131:1131))
        (PORT clk (1967:1967:1967) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1224:1224:1224))
        (PORT clk (1967:1967:1967) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (2004:2004:2004))
        (PORT d[0] (1859:1859:1859) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1487:1487:1487))
        (PORT d[1] (1472:1472:1472) (1466:1466:1466))
        (PORT d[2] (1475:1475:1475) (1466:1466:1466))
        (PORT d[3] (2005:2005:2005) (1971:1971:1971))
        (PORT d[4] (1546:1546:1546) (1545:1545:1545))
        (PORT d[5] (1482:1482:1482) (1474:1474:1474))
        (PORT d[6] (1392:1392:1392) (1356:1356:1356))
        (PORT d[7] (1994:1994:1994) (1905:1905:1905))
        (PORT d[8] (1393:1393:1393) (1362:1362:1362))
        (PORT d[9] (1384:1384:1384) (1355:1355:1355))
        (PORT d[10] (1388:1388:1388) (1349:1349:1349))
        (PORT d[11] (1396:1396:1396) (1367:1367:1367))
        (PORT d[12] (1457:1457:1457) (1422:1422:1422))
        (PORT clk (1928:1928:1928) (1923:1923:1923))
        (PORT ena (2199:2199:2199) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1923:1923:1923))
        (PORT d[0] (2199:2199:2199) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1555:1555:1555))
        (PORT clk (1971:1971:1971) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (845:845:845))
        (PORT d[1] (802:802:802) (824:824:824))
        (PORT d[2] (818:818:818) (828:828:828))
        (PORT d[3] (819:819:819) (833:833:833))
        (PORT d[4] (1510:1510:1510) (1514:1514:1514))
        (PORT d[5] (2027:2027:2027) (1990:1990:1990))
        (PORT d[6] (1502:1502:1502) (1505:1505:1505))
        (PORT d[7] (789:789:789) (799:799:799))
        (PORT d[8] (1743:1743:1743) (1729:1729:1729))
        (PORT d[9] (2032:2032:2032) (2008:2008:2008))
        (PORT d[10] (1148:1148:1148) (1156:1156:1156))
        (PORT d[11] (1373:1373:1373) (1346:1346:1346))
        (PORT d[12] (1075:1075:1075) (1076:1076:1076))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1179:1179:1179))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2006:2006:2006))
        (PORT d[0] (1816:1816:1816) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1423:1423:1423))
        (PORT d[1] (1161:1161:1161) (1174:1174:1174))
        (PORT d[2] (1157:1157:1157) (1154:1154:1154))
        (PORT d[3] (1174:1174:1174) (1166:1166:1166))
        (PORT d[4] (1185:1185:1185) (1183:1183:1183))
        (PORT d[5] (1473:1473:1473) (1470:1470:1470))
        (PORT d[6] (1066:1066:1066) (1041:1041:1041))
        (PORT d[7] (1124:1124:1124) (1093:1093:1093))
        (PORT d[8] (1125:1125:1125) (1104:1104:1104))
        (PORT d[9] (1111:1111:1111) (1098:1098:1098))
        (PORT d[10] (1092:1092:1092) (1077:1077:1077))
        (PORT d[11] (1142:1142:1142) (1123:1123:1123))
        (PORT d[12] (1140:1140:1140) (1125:1125:1125))
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT ena (1895:1895:1895) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT d[0] (1895:1895:1895) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1140:1140:1140))
        (PORT datab (1677:1677:1677) (1672:1672:1672))
        (PORT datac (1037:1037:1037) (986:986:986))
        (PORT datad (1245:1245:1245) (1148:1148:1148))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1526:1526:1526))
        (PORT clk (1965:1965:1965) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1429:1429:1429))
        (PORT d[1] (1146:1146:1146) (1164:1164:1164))
        (PORT d[2] (1159:1159:1159) (1160:1160:1160))
        (PORT d[3] (2215:2215:2215) (2243:2243:2243))
        (PORT d[4] (1785:1785:1785) (1772:1772:1772))
        (PORT d[5] (1682:1682:1682) (1657:1657:1657))
        (PORT d[6] (1446:1446:1446) (1430:1430:1430))
        (PORT d[7] (1664:1664:1664) (1626:1626:1626))
        (PORT d[8] (1434:1434:1434) (1432:1432:1432))
        (PORT d[9] (1702:1702:1702) (1686:1686:1686))
        (PORT d[10] (1453:1453:1453) (1453:1453:1453))
        (PORT d[11] (2286:2286:2286) (2344:2344:2344))
        (PORT d[12] (1441:1441:1441) (1426:1426:1426))
        (PORT clk (1962:1962:1962) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1785:1785:1785))
        (PORT clk (1962:1962:1962) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2002:2002:2002))
        (PORT d[0] (2460:2460:2460) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1492:1492:1492))
        (PORT d[1] (1442:1442:1442) (1429:1429:1429))
        (PORT d[2] (1473:1473:1473) (1467:1467:1467))
        (PORT d[3] (2085:2085:2085) (2059:2059:2059))
        (PORT d[4] (1514:1514:1514) (1515:1515:1515))
        (PORT d[5] (1756:1756:1756) (1733:1733:1733))
        (PORT d[6] (1392:1392:1392) (1357:1357:1357))
        (PORT d[7] (1470:1470:1470) (1437:1437:1437))
        (PORT d[8] (1450:1450:1450) (1421:1421:1421))
        (PORT d[9] (1407:1407:1407) (1376:1376:1376))
        (PORT d[10] (1414:1414:1414) (1389:1389:1389))
        (PORT d[11] (1384:1384:1384) (1357:1357:1357))
        (PORT d[12] (1458:1458:1458) (1432:1432:1432))
        (PORT clk (1923:1923:1923) (1921:1921:1921))
        (PORT ena (2232:2232:2232) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1921:1921:1921))
        (PORT d[0] (2232:2232:2232) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1765:1765:1765))
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2113:2113:2113))
        (PORT d[1] (2088:2088:2088) (2069:2069:2069))
        (PORT d[2] (1828:1828:1828) (1831:1831:1831))
        (PORT d[3] (2086:2086:2086) (2065:2065:2065))
        (PORT d[4] (2215:2215:2215) (2197:2197:2197))
        (PORT d[5] (1800:1800:1800) (1777:1777:1777))
        (PORT d[6] (2053:2053:2053) (2015:2015:2015))
        (PORT d[7] (2115:2115:2115) (2076:2076:2076))
        (PORT d[8] (2003:2003:2003) (1956:1956:1956))
        (PORT d[9] (2243:2243:2243) (2176:2176:2176))
        (PORT d[10] (2068:2068:2068) (2078:2078:2078))
        (PORT d[11] (1703:1703:1703) (1693:1693:1693))
        (PORT d[12] (1775:1775:1775) (1765:1765:1765))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1847:1847:1847))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (PORT d[0] (2512:2512:2512) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1480:1480:1480))
        (PORT d[1] (1725:1725:1725) (1700:1700:1700))
        (PORT d[2] (1796:1796:1796) (1766:1766:1766))
        (PORT d[3] (1738:1738:1738) (1705:1705:1705))
        (PORT d[4] (1802:1802:1802) (1753:1753:1753))
        (PORT d[5] (2074:2074:2074) (2028:2028:2028))
        (PORT d[6] (1673:1673:1673) (1606:1606:1606))
        (PORT d[7] (1418:1418:1418) (1376:1376:1376))
        (PORT d[8] (1430:1430:1430) (1395:1395:1395))
        (PORT d[9] (1387:1387:1387) (1340:1340:1340))
        (PORT d[10] (1397:1397:1397) (1369:1369:1369))
        (PORT d[11] (1425:1425:1425) (1385:1385:1385))
        (PORT d[12] (1419:1419:1419) (1378:1378:1378))
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT ena (2967:2967:2967) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT d[0] (2967:2967:2967) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1134:1134:1134))
        (PORT datab (1675:1675:1675) (1668:1668:1668))
        (PORT datac (1246:1246:1246) (1155:1155:1155))
        (PORT datad (1006:1006:1006) (950:950:950))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1066:1066:1066))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1281:1281:1281) (1263:1263:1263))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1705:1705:1705))
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2097:2097:2097))
        (PORT d[1] (2009:2009:2009) (1971:1971:1971))
        (PORT d[2] (2141:2141:2141) (2117:2117:2117))
        (PORT d[3] (2104:2104:2104) (2081:2081:2081))
        (PORT d[4] (2095:2095:2095) (2063:2063:2063))
        (PORT d[5] (2091:2091:2091) (2052:2052:2052))
        (PORT d[6] (2418:2418:2418) (2363:2363:2363))
        (PORT d[7] (2631:2631:2631) (2594:2594:2594))
        (PORT d[8] (2028:2028:2028) (1973:1973:1973))
        (PORT d[9] (1981:1981:1981) (1931:1931:1931))
        (PORT d[10] (2350:2350:2350) (2351:2351:2351))
        (PORT d[11] (1709:1709:1709) (1700:1700:1700))
        (PORT d[12] (2089:2089:2089) (2060:2060:2060))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (1955:1955:1955))
        (PORT clk (1939:1939:1939) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (PORT d[0] (2619:2619:2619) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1795:1795:1795))
        (PORT d[1] (1769:1769:1769) (1744:1744:1744))
        (PORT d[2] (1783:1783:1783) (1756:1756:1756))
        (PORT d[3] (1720:1720:1720) (1688:1688:1688))
        (PORT d[4] (1825:1825:1825) (1788:1788:1788))
        (PORT d[5] (2058:2058:2058) (2012:2012:2012))
        (PORT d[6] (1645:1645:1645) (1579:1579:1579))
        (PORT d[7] (1785:1785:1785) (1727:1727:1727))
        (PORT d[8] (1782:1782:1782) (1745:1745:1745))
        (PORT d[9] (1475:1475:1475) (1461:1461:1461))
        (PORT d[10] (1627:1627:1627) (1565:1565:1565))
        (PORT d[11] (1709:1709:1709) (1651:1651:1651))
        (PORT d[12] (1763:1763:1763) (1707:1707:1707))
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT ena (2647:2647:2647) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (PORT d[0] (2647:2647:2647) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1881:1881:1881))
        (PORT clk (1970:1970:1970) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1775:1775:1775))
        (PORT d[1] (1425:1425:1425) (1429:1429:1429))
        (PORT d[2] (1778:1778:1778) (1761:1761:1761))
        (PORT d[3] (1423:1423:1423) (1428:1428:1428))
        (PORT d[4] (1472:1472:1472) (1473:1473:1473))
        (PORT d[5] (1375:1375:1375) (1363:1363:1363))
        (PORT d[6] (1719:1719:1719) (1698:1698:1698))
        (PORT d[7] (2366:2366:2366) (2366:2366:2366))
        (PORT d[8] (1338:1338:1338) (1300:1300:1300))
        (PORT d[9] (1404:1404:1404) (1402:1402:1402))
        (PORT d[10] (2709:2709:2709) (2700:2700:2700))
        (PORT d[11] (1748:1748:1748) (1738:1738:1738))
        (PORT d[12] (1155:1155:1155) (1157:1157:1157))
        (PORT clk (1967:1967:1967) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1252:1252:1252))
        (PORT clk (1967:1967:1967) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (2004:2004:2004))
        (PORT d[0] (1886:1886:1886) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1124:1124:1124))
        (PORT d[1] (1118:1118:1118) (1131:1131:1131))
        (PORT d[2] (1144:1144:1144) (1140:1140:1140))
        (PORT d[3] (1122:1122:1122) (1123:1123:1123))
        (PORT d[4] (1163:1163:1163) (1159:1159:1159))
        (PORT d[5] (1149:1149:1149) (1155:1155:1155))
        (PORT d[6] (1056:1056:1056) (1024:1024:1024))
        (PORT d[7] (1104:1104:1104) (1068:1068:1068))
        (PORT d[8] (1132:1132:1132) (1110:1110:1110))
        (PORT d[9] (1053:1053:1053) (1028:1028:1028))
        (PORT d[10] (1081:1081:1081) (1065:1065:1065))
        (PORT d[11] (1125:1125:1125) (1102:1102:1102))
        (PORT d[12] (1094:1094:1094) (1062:1062:1062))
        (PORT clk (1928:1928:1928) (1923:1923:1923))
        (PORT ena (2244:2244:2244) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1923:1923:1923))
        (PORT d[0] (2244:2244:2244) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1126:1126:1126))
        (PORT datab (1714:1714:1714) (1687:1687:1687))
        (PORT datac (1540:1540:1540) (1438:1438:1438))
        (PORT datad (953:953:953) (876:876:876))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1309:1309:1309))
        (PORT clk (1947:1947:1947) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2784:2784:2784))
        (PORT d[1] (2921:2921:2921) (2754:2754:2754))
        (PORT d[2] (2992:2992:2992) (3051:3051:3051))
        (PORT d[3] (3370:3370:3370) (3452:3452:3452))
        (PORT d[4] (3329:3329:3329) (3159:3159:3159))
        (PORT d[5] (2698:2698:2698) (2665:2665:2665))
        (PORT d[6] (2077:2077:2077) (2058:2058:2058))
        (PORT d[7] (2689:2689:2689) (2650:2650:2650))
        (PORT d[8] (3052:3052:3052) (2916:2916:2916))
        (PORT d[9] (2719:2719:2719) (2589:2589:2589))
        (PORT d[10] (2165:2165:2165) (2123:2123:2123))
        (PORT d[11] (1749:1749:1749) (1751:1751:1751))
        (PORT d[12] (2453:2453:2453) (2457:2457:2457))
        (PORT clk (1944:1944:1944) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1892:1892:1892))
        (PORT clk (1944:1944:1944) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1984:1984:1984))
        (PORT d[0] (2531:2531:2531) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2434:2434:2434))
        (PORT d[1] (2931:2931:2931) (2754:2754:2754))
        (PORT d[2] (2609:2609:2609) (2552:2552:2552))
        (PORT d[3] (2925:2925:2925) (2755:2755:2755))
        (PORT d[4] (2882:2882:2882) (2690:2690:2690))
        (PORT d[5] (2373:2373:2373) (2335:2335:2335))
        (PORT d[6] (2087:2087:2087) (2055:2055:2055))
        (PORT d[7] (2143:2143:2143) (2128:2128:2128))
        (PORT d[8] (2079:2079:2079) (2049:2049:2049))
        (PORT d[9] (1998:1998:1998) (1948:1948:1948))
        (PORT d[10] (1696:1696:1696) (1663:1663:1663))
        (PORT d[11] (1772:1772:1772) (1755:1755:1755))
        (PORT d[12] (1550:1550:1550) (1562:1562:1562))
        (PORT clk (1905:1905:1905) (1903:1903:1903))
        (PORT ena (2971:2971:2971) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1903:1903:1903))
        (PORT d[0] (2971:2971:2971) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (777:777:777))
        (PORT clk (1955:1955:1955) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3780:3780:3780))
        (PORT d[1] (2100:2100:2100) (2009:2009:2009))
        (PORT d[2] (2657:2657:2657) (2704:2704:2704))
        (PORT d[3] (4039:4039:4039) (4115:4115:4115))
        (PORT d[4] (4025:4025:4025) (3843:3843:3843))
        (PORT d[5] (3341:3341:3341) (3286:3286:3286))
        (PORT d[6] (2689:2689:2689) (2635:2635:2635))
        (PORT d[7] (1758:1758:1758) (1762:1762:1762))
        (PORT d[8] (2715:2715:2715) (2579:2579:2579))
        (PORT d[9] (3421:3421:3421) (3278:3278:3278))
        (PORT d[10] (3173:3173:3173) (3089:3089:3089))
        (PORT d[11] (1382:1382:1382) (1386:1386:1386))
        (PORT d[12] (3091:3091:3091) (3068:3068:3068))
        (PORT clk (1952:1952:1952) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1649:1649:1649))
        (PORT clk (1952:1952:1952) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1990:1990:1990))
        (PORT d[0] (2315:2315:2315) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2286:2286:2286))
        (PORT d[1] (2975:2975:2975) (2812:2812:2812))
        (PORT d[2] (2659:2659:2659) (2506:2506:2506))
        (PORT d[3] (2654:2654:2654) (2652:2652:2652))
        (PORT d[4] (2926:2926:2926) (2742:2742:2742))
        (PORT d[5] (2589:2589:2589) (2528:2528:2528))
        (PORT d[6] (1516:1516:1516) (1514:1514:1514))
        (PORT d[7] (1866:1866:1866) (1847:1847:1847))
        (PORT d[8] (1796:1796:1796) (1782:1782:1782))
        (PORT d[9] (1823:1823:1823) (1817:1817:1817))
        (PORT d[10] (1756:1756:1756) (1721:1721:1721))
        (PORT d[11] (1544:1544:1544) (1542:1542:1542))
        (PORT d[12] (1734:1734:1734) (1716:1716:1716))
        (PORT clk (1913:1913:1913) (1909:1909:1909))
        (PORT ena (2817:2817:2817) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1909:1909:1909))
        (PORT d[0] (2817:2817:2817) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (1712:1712:1712) (1685:1685:1685))
        (PORT datac (1396:1396:1396) (1368:1368:1368))
        (PORT datad (1603:1603:1603) (1548:1548:1548))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1968:1968:1968))
        (PORT clk (1947:1947:1947) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3242:3242:3242))
        (PORT d[1] (2482:2482:2482) (2381:2381:2381))
        (PORT d[2] (2742:2742:2742) (2800:2800:2800))
        (PORT d[3] (2305:2305:2305) (2376:2376:2376))
        (PORT d[4] (2893:2893:2893) (2914:2914:2914))
        (PORT d[5] (3279:3279:3279) (3102:3102:3102))
        (PORT d[6] (1811:1811:1811) (1708:1708:1708))
        (PORT d[7] (2179:2179:2179) (2077:2077:2077))
        (PORT d[8] (3262:3262:3262) (3101:3101:3101))
        (PORT d[9] (2743:2743:2743) (2723:2723:2723))
        (PORT d[10] (2124:2124:2124) (2028:2028:2028))
        (PORT d[11] (1811:1811:1811) (1832:1832:1832))
        (PORT d[12] (3512:3512:3512) (3505:3505:3505))
        (PORT clk (1944:1944:1944) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1868:1868:1868))
        (PORT clk (1944:1944:1944) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (PORT d[0] (2506:2506:2506) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1858:1858:1858))
        (PORT d[1] (1896:1896:1896) (1836:1836:1836))
        (PORT d[2] (1917:1917:1917) (1836:1836:1836))
        (PORT d[3] (1988:1988:1988) (1918:1918:1918))
        (PORT d[4] (1805:1805:1805) (1812:1812:1812))
        (PORT d[5] (1894:1894:1894) (1816:1816:1816))
        (PORT d[6] (1894:1894:1894) (1887:1887:1887))
        (PORT d[7] (1543:1543:1543) (1450:1450:1450))
        (PORT d[8] (1670:1670:1670) (1615:1615:1615))
        (PORT d[9] (1596:1596:1596) (1605:1605:1605))
        (PORT d[10] (1472:1472:1472) (1465:1465:1465))
        (PORT d[11] (1724:1724:1724) (1686:1686:1686))
        (PORT d[12] (1761:1761:1761) (1636:1636:1636))
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (PORT ena (2890:2890:2890) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (PORT d[0] (2890:2890:2890) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2302:2302:2302))
        (PORT clk (1941:1941:1941) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2531:2531:2531))
        (PORT d[1] (3497:3497:3497) (3424:3424:3424))
        (PORT d[2] (3440:3440:3440) (3494:3494:3494))
        (PORT d[3] (2942:2942:2942) (2991:2991:2991))
        (PORT d[4] (2580:2580:2580) (2594:2594:2594))
        (PORT d[5] (3076:3076:3076) (2926:2926:2926))
        (PORT d[6] (3062:3062:3062) (2908:2908:2908))
        (PORT d[7] (2846:2846:2846) (2877:2877:2877))
        (PORT d[8] (2602:2602:2602) (2469:2469:2469))
        (PORT d[9] (2321:2321:2321) (2304:2304:2304))
        (PORT d[10] (2026:2026:2026) (2043:2043:2043))
        (PORT d[11] (2106:2106:2106) (2104:2104:2104))
        (PORT d[12] (2846:2846:2846) (2847:2847:2847))
        (PORT clk (1938:1938:1938) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1951:1951:1951))
        (PORT clk (1938:1938:1938) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1975:1975:1975))
        (PORT d[0] (2582:2582:2582) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1835:1835:1835))
        (PORT d[1] (2169:2169:2169) (2078:2078:2078))
        (PORT d[2] (1938:1938:1938) (1869:1869:1869))
        (PORT d[3] (1858:1858:1858) (1790:1790:1790))
        (PORT d[4] (2406:2406:2406) (2386:2386:2386))
        (PORT d[5] (2153:2153:2153) (2062:2062:2062))
        (PORT d[6] (1557:1557:1557) (1562:1562:1562))
        (PORT d[7] (1811:1811:1811) (1700:1700:1700))
        (PORT d[8] (1666:1666:1666) (1609:1609:1609))
        (PORT d[9] (1585:1585:1585) (1588:1588:1588))
        (PORT d[10] (1471:1471:1471) (1460:1460:1460))
        (PORT d[11] (1721:1721:1721) (1681:1681:1681))
        (PORT d[12] (1642:1642:1642) (1608:1608:1608))
        (PORT clk (1899:1899:1899) (1894:1894:1894))
        (PORT ena (2963:2963:2963) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1894:1894:1894))
        (PORT d[0] (2963:2963:2963) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1124:1124:1124))
        (PORT datab (1712:1712:1712) (1686:1686:1686))
        (PORT datac (1430:1430:1430) (1406:1406:1406))
        (PORT datad (1621:1621:1621) (1557:1557:1557))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1255:1255:1255) (1238:1238:1238))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2081:2081:2081))
        (PORT clk (1948:1948:1948) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2890:2890:2890))
        (PORT d[1] (2841:2841:2841) (2737:2737:2737))
        (PORT d[2] (3081:3081:3081) (3139:3139:3139))
        (PORT d[3] (2619:2619:2619) (2680:2680:2680))
        (PORT d[4] (2890:2890:2890) (2890:2890:2890))
        (PORT d[5] (3610:3610:3610) (3427:3427:3427))
        (PORT d[6] (2136:2136:2136) (2028:2028:2028))
        (PORT d[7] (3181:3181:3181) (3202:3202:3202))
        (PORT d[8] (2917:2917:2917) (2772:2772:2772))
        (PORT d[9] (2796:2796:2796) (2797:2797:2797))
        (PORT d[10] (2704:2704:2704) (2696:2696:2696))
        (PORT d[11] (1859:1859:1859) (1878:1878:1878))
        (PORT d[12] (3131:3131:3131) (3120:3120:3120))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1636:1636:1636))
        (PORT clk (1945:1945:1945) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1983:1983:1983))
        (PORT d[0] (2254:2254:2254) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1856:1856:1856))
        (PORT d[1] (1840:1840:1840) (1772:1772:1772))
        (PORT d[2] (1858:1858:1858) (1778:1778:1778))
        (PORT d[3] (1895:1895:1895) (1821:1821:1821))
        (PORT d[4] (1841:1841:1841) (1837:1837:1837))
        (PORT d[5] (1577:1577:1577) (1530:1530:1530))
        (PORT d[6] (1828:1828:1828) (1820:1820:1820))
        (PORT d[7] (2230:2230:2230) (2123:2123:2123))
        (PORT d[8] (1644:1644:1644) (1589:1589:1589))
        (PORT d[9] (1564:1564:1564) (1571:1571:1571))
        (PORT d[10] (1410:1410:1410) (1399:1399:1399))
        (PORT d[11] (1729:1729:1729) (1602:1602:1602))
        (PORT d[12] (1732:1732:1732) (1606:1606:1606))
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (PORT ena (2824:2824:2824) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1902:1902:1902))
        (PORT d[0] (2824:2824:2824) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1568:1568:1568))
        (PORT clk (1955:1955:1955) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1676:1676:1676))
        (PORT d[1] (1461:1461:1461) (1454:1454:1454))
        (PORT d[2] (2540:2540:2540) (2560:2560:2560))
        (PORT d[3] (1394:1394:1394) (1387:1387:1387))
        (PORT d[4] (2452:2452:2452) (2408:2408:2408))
        (PORT d[5] (1404:1404:1404) (1397:1397:1397))
        (PORT d[6] (1690:1690:1690) (1663:1663:1663))
        (PORT d[7] (2309:2309:2309) (2238:2238:2238))
        (PORT d[8] (1758:1758:1758) (1743:1743:1743))
        (PORT d[9] (1770:1770:1770) (1750:1750:1750))
        (PORT d[10] (1788:1788:1788) (1768:1768:1768))
        (PORT d[11] (2220:2220:2220) (2276:2276:2276))
        (PORT d[12] (1415:1415:1415) (1407:1407:1407))
        (PORT clk (1952:1952:1952) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1498:1498:1498))
        (PORT clk (1952:1952:1952) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1992:1992:1992))
        (PORT d[0] (2126:2126:2126) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1739:1739:1739))
        (PORT d[1] (1798:1798:1798) (1776:1776:1776))
        (PORT d[2] (1801:1801:1801) (1784:1784:1784))
        (PORT d[3] (2065:2065:2065) (2039:2039:2039))
        (PORT d[4] (1859:1859:1859) (1851:1851:1851))
        (PORT d[5] (1785:1785:1785) (1766:1766:1766))
        (PORT d[6] (1734:1734:1734) (1684:1684:1684))
        (PORT d[7] (2000:2000:2000) (1932:1932:1932))
        (PORT d[8] (1732:1732:1732) (1687:1687:1687))
        (PORT d[9] (1700:1700:1700) (1656:1656:1656))
        (PORT d[10] (1765:1765:1765) (1723:1723:1723))
        (PORT d[11] (1705:1705:1705) (1648:1648:1648))
        (PORT d[12] (1811:1811:1811) (1771:1771:1771))
        (PORT clk (1913:1913:1913) (1911:1911:1911))
        (PORT ena (2558:2558:2558) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1911:1911:1911))
        (PORT d[0] (2558:2558:2558) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (1711:1711:1711) (1684:1684:1684))
        (PORT datac (1542:1542:1542) (1480:1480:1480))
        (PORT datad (1543:1543:1543) (1443:1443:1443))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1868:1868:1868))
        (PORT clk (1963:1963:1963) (1999:1999:1999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1711:1711:1711))
        (PORT d[1] (2379:2379:2379) (2332:2332:2332))
        (PORT d[2] (1807:1807:1807) (1800:1800:1800))
        (PORT d[3] (1780:1780:1780) (1773:1773:1773))
        (PORT d[4] (1826:1826:1826) (1818:1818:1818))
        (PORT d[5] (2092:2092:2092) (2061:2061:2061))
        (PORT d[6] (1504:1504:1504) (1503:1503:1503))
        (PORT d[7] (2060:2060:2060) (2022:2022:2022))
        (PORT d[8] (1671:1671:1671) (1631:1631:1631))
        (PORT d[9] (2264:2264:2264) (2199:2199:2199))
        (PORT d[10] (2414:2414:2414) (2418:2418:2418))
        (PORT d[11] (1680:1680:1680) (1669:1669:1669))
        (PORT d[12] (1707:1707:1707) (1682:1682:1682))
        (PORT clk (1960:1960:1960) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1545:1545:1545))
        (PORT clk (1960:1960:1960) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1999:1999:1999))
        (PORT d[0] (2200:2200:2200) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1456:1456:1456))
        (PORT d[1] (1403:1403:1403) (1392:1392:1392))
        (PORT d[2] (1481:1481:1481) (1469:1469:1469))
        (PORT d[3] (1425:1425:1425) (1404:1404:1404))
        (PORT d[4] (1452:1452:1452) (1434:1434:1434))
        (PORT d[5] (1479:1479:1479) (1472:1472:1472))
        (PORT d[6] (1351:1351:1351) (1301:1301:1301))
        (PORT d[7] (1373:1373:1373) (1331:1331:1331))
        (PORT d[8] (1448:1448:1448) (1421:1421:1421))
        (PORT d[9] (1335:1335:1335) (1291:1291:1291))
        (PORT d[10] (1357:1357:1357) (1315:1315:1315))
        (PORT d[11] (1371:1371:1371) (1332:1332:1332))
        (PORT d[12] (1442:1442:1442) (1398:1398:1398))
        (PORT clk (1921:1921:1921) (1918:1918:1918))
        (PORT ena (2572:2572:2572) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1918:1918:1918))
        (PORT d[0] (2572:2572:2572) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1919:1919:1919))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2306:2306:2306))
        (PORT clk (1938:1938:1938) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2489:2489:2489))
        (PORT d[1] (3176:3176:3176) (3108:3108:3108))
        (PORT d[2] (3765:3765:3765) (3800:3800:3800))
        (PORT d[3] (2637:2637:2637) (2716:2716:2716))
        (PORT d[4] (2540:2540:2540) (2553:2553:2553))
        (PORT d[5] (3094:3094:3094) (2942:2942:2942))
        (PORT d[6] (3047:3047:3047) (2893:2893:2893))
        (PORT d[7] (2832:2832:2832) (2862:2862:2862))
        (PORT d[8] (2635:2635:2635) (2501:2501:2501))
        (PORT d[9] (2052:2052:2052) (2063:2063:2063))
        (PORT d[10] (2314:2314:2314) (2297:2297:2297))
        (PORT d[11] (2141:2141:2141) (2137:2137:2137))
        (PORT d[12] (2812:2812:2812) (2813:2813:2813))
        (PORT clk (1935:1935:1935) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2144:2144:2144))
        (PORT clk (1935:1935:1935) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (PORT d[0] (2789:2789:2789) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2161:2161:2161))
        (PORT d[1] (2132:2132:2132) (2039:2039:2039))
        (PORT d[2] (2242:2242:2242) (2160:2160:2160))
        (PORT d[3] (2154:2154:2154) (2065:2065:2065))
        (PORT d[4] (2482:2482:2482) (2448:2448:2448))
        (PORT d[5] (2157:2157:2157) (2068:2068:2068))
        (PORT d[6] (1853:1853:1853) (1848:1848:1848))
        (PORT d[7] (1793:1793:1793) (1684:1684:1684))
        (PORT d[8] (2200:2200:2200) (2189:2189:2189))
        (PORT d[9] (1913:1913:1913) (1907:1907:1907))
        (PORT d[10] (1776:1776:1776) (1747:1747:1747))
        (PORT d[11] (1745:1745:1745) (1720:1720:1720))
        (PORT d[12] (1703:1703:1703) (1674:1674:1674))
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (PORT ena (3192:3192:3192) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (PORT d[0] (3192:3192:3192) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1125:1125:1125))
        (PORT datab (1713:1713:1713) (1687:1687:1687))
        (PORT datac (938:938:938) (860:860:860))
        (PORT datad (1398:1398:1398) (1369:1369:1369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1873:1873:1873))
        (PORT clk (1971:1971:1971) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1166:1166:1166))
        (PORT d[1] (1767:1767:1767) (1760:1760:1760))
        (PORT d[2] (1147:1147:1147) (1153:1153:1153))
        (PORT d[3] (1803:1803:1803) (1800:1800:1800))
        (PORT d[4] (1148:1148:1148) (1153:1153:1153))
        (PORT d[5] (2445:2445:2445) (2407:2407:2407))
        (PORT d[6] (1740:1740:1740) (1721:1721:1721))
        (PORT d[7] (1438:1438:1438) (1428:1428:1428))
        (PORT d[8] (1737:1737:1737) (1728:1728:1728))
        (PORT d[9] (1725:1725:1725) (1709:1709:1709))
        (PORT d[10] (3054:3054:3054) (3036:3036:3036))
        (PORT d[11] (1708:1708:1708) (1699:1699:1699))
        (PORT d[12] (1172:1172:1172) (1172:1172:1172))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1231:1231:1231))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2006:2006:2006))
        (PORT d[0] (1870:1870:1870) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (844:844:844))
        (PORT d[1] (806:806:806) (817:817:817))
        (PORT d[2] (1480:1480:1480) (1462:1462:1462))
        (PORT d[3] (872:872:872) (889:889:889))
        (PORT d[4] (862:862:862) (876:876:876))
        (PORT d[5] (823:823:823) (844:844:844))
        (PORT d[6] (1048:1048:1048) (993:993:993))
        (PORT d[7] (1318:1318:1318) (1266:1266:1266))
        (PORT d[8] (800:800:800) (779:779:779))
        (PORT d[9] (1103:1103:1103) (1077:1077:1077))
        (PORT d[10] (1383:1383:1383) (1344:1344:1344))
        (PORT d[11] (746:746:746) (732:732:732))
        (PORT d[12] (790:790:790) (782:782:782))
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT ena (2127:2127:2127) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT d[0] (2127:2127:2127) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1339:1339:1339))
        (PORT clk (1954:1954:1954) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3157:3157:3157))
        (PORT d[1] (3233:3233:3233) (3048:3048:3048))
        (PORT d[2] (2900:2900:2900) (2923:2923:2923))
        (PORT d[3] (3375:3375:3375) (3477:3477:3477))
        (PORT d[4] (3614:3614:3614) (3432:3432:3432))
        (PORT d[5] (2453:2453:2453) (2449:2449:2449))
        (PORT d[6] (2051:2051:2051) (2038:2038:2038))
        (PORT d[7] (1825:1825:1825) (1832:1832:1832))
        (PORT d[8] (2997:2997:2997) (2863:2863:2863))
        (PORT d[9] (2712:2712:2712) (2587:2587:2587))
        (PORT d[10] (2270:2270:2270) (2241:2241:2241))
        (PORT d[11] (1775:1775:1775) (1771:1771:1771))
        (PORT d[12] (2720:2720:2720) (2715:2715:2715))
        (PORT clk (1951:1951:1951) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1926:1926:1926))
        (PORT clk (1951:1951:1951) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1988:1988:1988))
        (PORT d[0] (2616:2616:2616) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2263:2263:2263))
        (PORT d[1] (2931:2931:2931) (2756:2756:2756))
        (PORT d[2] (2690:2690:2690) (2656:2656:2656))
        (PORT d[3] (2918:2918:2918) (2748:2748:2748))
        (PORT d[4] (2072:2072:2072) (1955:1955:1955))
        (PORT d[5] (2715:2715:2715) (2657:2657:2657))
        (PORT d[6] (1844:1844:1844) (1829:1829:1829))
        (PORT d[7] (1800:1800:1800) (1773:1773:1773))
        (PORT d[8] (1784:1784:1784) (1766:1766:1766))
        (PORT d[9] (1810:1810:1810) (1796:1796:1796))
        (PORT d[10] (1654:1654:1654) (1618:1618:1618))
        (PORT d[11] (1538:1538:1538) (1534:1534:1534))
        (PORT d[12] (1718:1718:1718) (1684:1684:1684))
        (PORT clk (1912:1912:1912) (1907:1907:1907))
        (PORT ena (2810:2810:2810) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1907:1907:1907))
        (PORT d[0] (2810:2810:2810) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1127:1127:1127))
        (PORT datab (1714:1714:1714) (1688:1688:1688))
        (PORT datac (892:892:892) (816:816:816))
        (PORT datad (1365:1365:1365) (1335:1335:1335))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1256:1256:1256) (1239:1239:1239))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1261:1261:1261) (1223:1223:1223))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_G\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (931:931:931))
        (PORT datab (577:577:577) (525:525:525))
        (PORT datac (711:711:711) (680:680:680))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_G\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2036:2036:2036))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1436:1436:1436))
        (PORT d[1] (1098:1098:1098) (1098:1098:1098))
        (PORT d[2] (1145:1145:1145) (1135:1135:1135))
        (PORT d[3] (1094:1094:1094) (1096:1096:1096))
        (PORT d[4] (1130:1130:1130) (1132:1132:1132))
        (PORT d[5] (864:864:864) (880:880:880))
        (PORT d[6] (1653:1653:1653) (1595:1595:1595))
        (PORT d[7] (858:858:858) (881:881:881))
        (PORT d[8] (1379:1379:1379) (1358:1358:1358))
        (PORT d[9] (846:846:846) (874:874:874))
        (PORT d[10] (846:846:846) (871:871:871))
        (PORT d[11] (1126:1126:1126) (1125:1125:1125))
        (PORT d[12] (915:915:915) (940:940:940))
        (PORT clk (1940:1940:1940) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1977:1977:1977))
        (PORT d[0] (1001:1001:1001) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1069:1069:1069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1070:1070:1070))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1070:1070:1070))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1737:1737:1737))
        (PORT d[1] (1471:1471:1471) (1464:1464:1464))
        (PORT d[2] (1157:1157:1157) (1150:1150:1150))
        (PORT d[3] (1425:1425:1425) (1416:1416:1416))
        (PORT d[4] (1126:1126:1126) (1128:1128:1128))
        (PORT d[5] (1111:1111:1111) (1115:1115:1115))
        (PORT d[6] (1056:1056:1056) (1047:1047:1047))
        (PORT d[7] (797:797:797) (823:823:823))
        (PORT d[8] (1384:1384:1384) (1363:1363:1363))
        (PORT d[9] (796:796:796) (819:819:819))
        (PORT d[10] (841:841:841) (862:862:862))
        (PORT d[11] (1439:1439:1439) (1424:1424:1424))
        (PORT d[12] (810:810:810) (833:833:833))
        (PORT clk (1951:1951:1951) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1984:1984:1984))
        (PORT d[0] (886:886:886) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1077:1077:1077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|cd6x6\|ram_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (692:692:692))
        (PORT datac (702:702:702) (712:712:712))
        (PORT datad (579:579:579) (521:521:521))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1970:1970:1970))
        (PORT clk (1937:1937:1937) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2071:2071:2071))
        (PORT d[1] (2039:2039:2039) (2008:2008:2008))
        (PORT d[2] (2109:2109:2109) (2090:2090:2090))
        (PORT d[3] (2099:2099:2099) (2079:2079:2079))
        (PORT d[4] (2170:2170:2170) (2155:2155:2155))
        (PORT d[5] (2083:2083:2083) (2041:2041:2041))
        (PORT d[6] (2092:2092:2092) (2053:2053:2053))
        (PORT d[7] (2435:2435:2435) (2381:2381:2381))
        (PORT d[8] (1995:1995:1995) (1942:1942:1942))
        (PORT d[9] (1973:1973:1973) (1919:1919:1919))
        (PORT d[10] (2042:2042:2042) (2053:2053:2053))
        (PORT d[11] (2012:2012:2012) (1986:1986:1986))
        (PORT d[12] (1808:1808:1808) (1801:1801:1801))
        (PORT clk (1934:1934:1934) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2195:2195:2195))
        (PORT clk (1934:1934:1934) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1972:1972:1972))
        (PORT d[0] (2553:2553:2553) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1789:1789:1789))
        (PORT d[1] (1768:1768:1768) (1743:1743:1743))
        (PORT d[2] (1778:1778:1778) (1745:1745:1745))
        (PORT d[3] (1744:1744:1744) (1712:1712:1712))
        (PORT d[4] (1799:1799:1799) (1763:1763:1763))
        (PORT d[5] (1764:1764:1764) (1743:1743:1743))
        (PORT d[6] (1732:1732:1732) (1662:1662:1662))
        (PORT d[7] (1770:1770:1770) (1715:1715:1715))
        (PORT d[8] (1781:1781:1781) (1744:1744:1744))
        (PORT d[9] (1448:1448:1448) (1438:1438:1438))
        (PORT d[10] (1649:1649:1649) (1583:1583:1583))
        (PORT d[11] (1675:1675:1675) (1620:1620:1620))
        (PORT d[12] (1796:1796:1796) (1736:1736:1736))
        (PORT clk (1895:1895:1895) (1891:1891:1891))
        (PORT ena (2647:2647:2647) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1891:1891:1891))
        (PORT d[0] (2647:2647:2647) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1955:1955:1955))
        (PORT clk (1965:1965:1965) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1772:1772:1772))
        (PORT d[1] (1763:1763:1763) (1758:1758:1758))
        (PORT d[2] (1451:1451:1451) (1437:1437:1437))
        (PORT d[3] (1460:1460:1460) (1472:1472:1472))
        (PORT d[4] (1539:1539:1539) (1540:1540:1540))
        (PORT d[5] (2101:2101:2101) (2072:2072:2072))
        (PORT d[6] (1446:1446:1446) (1447:1447:1447))
        (PORT d[7] (2358:2358:2358) (2358:2358:2358))
        (PORT d[8] (2043:2043:2043) (2017:2017:2017))
        (PORT d[9] (1453:1453:1453) (1449:1449:1449))
        (PORT d[10] (2389:2389:2389) (2387:2387:2387))
        (PORT d[11] (1733:1733:1733) (1723:1723:1723))
        (PORT d[12] (1412:1412:1412) (1405:1405:1405))
        (PORT clk (1962:1962:1962) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1509:1509:1509))
        (PORT clk (1962:1962:1962) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2002:2002:2002))
        (PORT d[0] (2180:2180:2180) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1160:1160:1160))
        (PORT d[1] (1427:1427:1427) (1414:1414:1414))
        (PORT d[2] (1713:1713:1713) (1686:1686:1686))
        (PORT d[3] (1155:1155:1155) (1155:1155:1155))
        (PORT d[4] (1477:1477:1477) (1457:1457:1457))
        (PORT d[5] (1459:1459:1459) (1444:1444:1444))
        (PORT d[6] (1372:1372:1372) (1320:1320:1320))
        (PORT d[7] (1113:1113:1113) (1079:1079:1079))
        (PORT d[8] (1111:1111:1111) (1089:1089:1089))
        (PORT d[9] (1076:1076:1076) (1050:1050:1050))
        (PORT d[10] (1090:1090:1090) (1076:1076:1076))
        (PORT d[11] (1099:1099:1099) (1078:1078:1078))
        (PORT d[12] (1106:1106:1106) (1079:1079:1079))
        (PORT clk (1923:1923:1923) (1921:1921:1921))
        (PORT ena (2532:2532:2532) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1921:1921:1921))
        (PORT d[0] (2532:2532:2532) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1142:1142:1142))
        (PORT datab (1679:1679:1679) (1673:1673:1673))
        (PORT datac (1221:1221:1221) (1129:1129:1129))
        (PORT datad (899:899:899) (829:829:829))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1979:1979:1979))
        (PORT clk (1943:1943:1943) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2541:2541:2541))
        (PORT d[1] (3150:3150:3150) (3025:3025:3025))
        (PORT d[2] (3465:3465:3465) (3518:3518:3518))
        (PORT d[3] (2662:2662:2662) (2745:2745:2745))
        (PORT d[4] (2562:2562:2562) (2577:2577:2577))
        (PORT d[5] (3116:3116:3116) (2967:2967:2967))
        (PORT d[6] (3044:3044:3044) (2892:2892:2892))
        (PORT d[7] (2886:2886:2886) (2917:2917:2917))
        (PORT d[8] (2614:2614:2614) (2462:2462:2462))
        (PORT d[9] (2370:2370:2370) (2358:2358:2358))
        (PORT d[10] (2317:2317:2317) (2316:2316:2316))
        (PORT d[11] (2442:2442:2442) (2422:2422:2422))
        (PORT d[12] (2822:2822:2822) (2824:2824:2824))
        (PORT clk (1940:1940:1940) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1944:1944:1944))
        (PORT clk (1940:1940:1940) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1978:1978:1978))
        (PORT d[0] (2573:2573:2573) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1871:1871:1871))
        (PORT d[1] (1870:1870:1870) (1796:1796:1796))
        (PORT d[2] (1904:1904:1904) (1831:1831:1831))
        (PORT d[3] (1837:1837:1837) (1766:1766:1766))
        (PORT d[4] (2165:2165:2165) (2160:2160:2160))
        (PORT d[5] (1859:1859:1859) (1787:1787:1787))
        (PORT d[6] (1525:1525:1525) (1529:1529:1529))
        (PORT d[7] (1500:1500:1500) (1392:1392:1392))
        (PORT d[8] (1698:1698:1698) (1640:1640:1640))
        (PORT d[9] (1609:1609:1609) (1611:1611:1611))
        (PORT d[10] (1470:1470:1470) (1459:1459:1459))
        (PORT d[11] (1767:1767:1767) (1636:1636:1636))
        (PORT d[12] (1700:1700:1700) (1672:1672:1672))
        (PORT clk (1901:1901:1901) (1897:1897:1897))
        (PORT ena (2962:2962:2962) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1897:1897:1897))
        (PORT d[0] (2962:2962:2962) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1900:1900:1900))
        (PORT clk (1960:1960:1960) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1419:1419:1419))
        (PORT d[1] (1451:1451:1451) (1445:1445:1445))
        (PORT d[2] (2511:2511:2511) (2516:2516:2516))
        (PORT d[3] (2242:2242:2242) (2258:2258:2258))
        (PORT d[4] (2052:2052:2052) (2022:2022:2022))
        (PORT d[5] (1686:1686:1686) (1657:1657:1657))
        (PORT d[6] (1419:1419:1419) (1410:1410:1410))
        (PORT d[7] (2316:2316:2316) (2246:2246:2246))
        (PORT d[8] (1817:1817:1817) (1801:1801:1801))
        (PORT d[9] (1996:1996:1996) (1962:1962:1962))
        (PORT d[10] (1460:1460:1460) (1461:1461:1461))
        (PORT d[11] (2234:2234:2234) (2296:2296:2296))
        (PORT d[12] (1447:1447:1447) (1437:1437:1437))
        (PORT clk (1957:1957:1957) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1511:1511:1511))
        (PORT clk (1957:1957:1957) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1997:1997:1997))
        (PORT d[0] (2164:2164:2164) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1771:1771:1771))
        (PORT d[1] (1765:1765:1765) (1741:1741:1741))
        (PORT d[2] (1804:1804:1804) (1784:1784:1784))
        (PORT d[3] (2027:2027:2027) (2003:2003:2003))
        (PORT d[4] (1877:1877:1877) (1868:1868:1868))
        (PORT d[5] (1780:1780:1780) (1759:1759:1759))
        (PORT d[6] (1715:1715:1715) (1664:1664:1664))
        (PORT d[7] (1978:1978:1978) (1895:1895:1895))
        (PORT d[8] (1760:1760:1760) (1707:1707:1707))
        (PORT d[9] (1694:1694:1694) (1649:1649:1649))
        (PORT d[10] (1719:1719:1719) (1678:1678:1678))
        (PORT d[11] (1679:1679:1679) (1636:1636:1636))
        (PORT d[12] (1737:1737:1737) (1692:1692:1692))
        (PORT clk (1918:1918:1918) (1916:1916:1916))
        (PORT ena (2521:2521:2521) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1916:1916:1916))
        (PORT d[0] (2521:2521:2521) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1137:1137:1137))
        (PORT datab (1676:1676:1676) (1670:1670:1670))
        (PORT datac (1622:1622:1622) (1562:1562:1562))
        (PORT datad (1531:1531:1531) (1430:1430:1430))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1069:1069:1069))
        (PORT datab (1129:1129:1129) (1130:1130:1130))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1672:1672:1672))
        (PORT clk (1971:1971:1971) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1139:1139:1139))
        (PORT d[1] (1775:1775:1775) (1768:1768:1768))
        (PORT d[2] (1175:1175:1175) (1190:1190:1190))
        (PORT d[3] (1107:1107:1107) (1108:1108:1108))
        (PORT d[4] (1162:1162:1162) (1178:1178:1178))
        (PORT d[5] (2429:2429:2429) (2385:2385:2385))
        (PORT d[6] (1766:1766:1766) (1746:1746:1746))
        (PORT d[7] (1430:1430:1430) (1414:1414:1414))
        (PORT d[8] (1470:1470:1470) (1462:1462:1462))
        (PORT d[9] (1760:1760:1760) (1748:1748:1748))
        (PORT d[10] (3060:3060:3060) (3043:3043:3043))
        (PORT d[11] (1395:1395:1395) (1378:1378:1378))
        (PORT d[12] (1116:1116:1116) (1120:1120:1120))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1206:1206:1206))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2006:2006:2006))
        (PORT d[0] (1814:1814:1814) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1114:1114:1114))
        (PORT d[1] (1465:1465:1465) (1460:1460:1460))
        (PORT d[2] (1118:1118:1118) (1120:1120:1120))
        (PORT d[3] (1137:1137:1137) (1140:1140:1140))
        (PORT d[4] (1145:1145:1145) (1147:1147:1147))
        (PORT d[5] (1161:1161:1161) (1160:1160:1160))
        (PORT d[6] (1054:1054:1054) (1027:1027:1027))
        (PORT d[7] (1381:1381:1381) (1331:1331:1331))
        (PORT d[8] (1081:1081:1081) (1064:1064:1064))
        (PORT d[9] (1460:1460:1460) (1434:1434:1434))
        (PORT d[10] (1062:1062:1062) (1044:1044:1044))
        (PORT d[11] (1083:1083:1083) (1061:1061:1061))
        (PORT d[12] (1045:1045:1045) (1019:1019:1019))
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT ena (1876:1876:1876) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT d[0] (1876:1876:1876) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1931:1931:1931))
        (PORT clk (1960:1960:1960) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1754:1754:1754))
        (PORT d[1] (2041:2041:2041) (2023:2023:2023))
        (PORT d[2] (2141:2141:2141) (2121:2121:2121))
        (PORT d[3] (1801:1801:1801) (1794:1794:1794))
        (PORT d[4] (1859:1859:1859) (1844:1844:1844))
        (PORT d[5] (2051:2051:2051) (2018:2018:2018))
        (PORT d[6] (1781:1781:1781) (1762:1762:1762))
        (PORT d[7] (2043:2043:2043) (2058:2058:2058))
        (PORT d[8] (1704:1704:1704) (1665:1665:1665))
        (PORT d[9] (2263:2263:2263) (2199:2199:2199))
        (PORT d[10] (2388:2388:2388) (2394:2394:2394))
        (PORT d[11] (1727:1727:1727) (1720:1720:1720))
        (PORT d[12] (1459:1459:1459) (1453:1453:1453))
        (PORT clk (1957:1957:1957) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1530:1530:1530))
        (PORT clk (1957:1957:1957) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1997:1997:1997))
        (PORT d[0] (2184:2184:2184) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1469:1469:1469))
        (PORT d[1] (1433:1433:1433) (1421:1421:1421))
        (PORT d[2] (1468:1468:1468) (1457:1457:1457))
        (PORT d[3] (1425:1425:1425) (1417:1417:1417))
        (PORT d[4] (1469:1469:1469) (1445:1445:1445))
        (PORT d[5] (1498:1498:1498) (1488:1488:1488))
        (PORT d[6] (1354:1354:1354) (1305:1305:1305))
        (PORT d[7] (1424:1424:1424) (1376:1376:1376))
        (PORT d[8] (1481:1481:1481) (1453:1453:1453))
        (PORT d[9] (1416:1416:1416) (1374:1374:1374))
        (PORT d[10] (1394:1394:1394) (1367:1367:1367))
        (PORT d[11] (1385:1385:1385) (1346:1346:1346))
        (PORT d[12] (1408:1408:1408) (1363:1363:1363))
        (PORT clk (1918:1918:1918) (1916:1916:1916))
        (PORT ena (2580:2580:2580) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1916:1916:1916))
        (PORT d[0] (2580:2580:2580) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1135:1135:1135))
        (PORT datab (1675:1675:1675) (1669:1669:1669))
        (PORT datac (901:901:901) (822:822:822))
        (PORT datad (992:992:992) (938:938:938))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (826:826:826))
        (PORT clk (1956:1956:1956) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3475:3475:3475))
        (PORT d[1] (1731:1731:1731) (1650:1650:1650))
        (PORT d[2] (2625:2625:2625) (2672:2672:2672))
        (PORT d[3] (3779:3779:3779) (3875:3875:3875))
        (PORT d[4] (4018:4018:4018) (3834:3834:3834))
        (PORT d[5] (2776:2776:2776) (2758:2758:2758))
        (PORT d[6] (2713:2713:2713) (2658:2658:2658))
        (PORT d[7] (2379:2379:2379) (2324:2324:2324))
        (PORT d[8] (2408:2408:2408) (2286:2286:2286))
        (PORT d[9] (3084:3084:3084) (2952:2952:2952))
        (PORT d[10] (2846:2846:2846) (2781:2781:2781))
        (PORT d[11] (1353:1353:1353) (1358:1358:1358))
        (PORT d[12] (3023:3023:3023) (3004:3004:3004))
        (PORT clk (1953:1953:1953) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1889:1889:1889))
        (PORT clk (1953:1953:1953) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (PORT d[0] (2580:2580:2580) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2302:2302:2302))
        (PORT d[1] (2924:2924:2924) (2755:2755:2755))
        (PORT d[2] (2678:2678:2678) (2527:2527:2527))
        (PORT d[3] (2811:2811:2811) (2827:2827:2827))
        (PORT d[4] (2941:2941:2941) (2759:2759:2759))
        (PORT d[5] (2607:2607:2607) (2547:2547:2547))
        (PORT d[6] (1748:1748:1748) (1725:1725:1725))
        (PORT d[7] (1801:1801:1801) (1782:1782:1782))
        (PORT d[8] (1785:1785:1785) (1770:1770:1770))
        (PORT d[9] (1985:1985:1985) (1915:1915:1915))
        (PORT d[10] (1741:1741:1741) (1708:1708:1708))
        (PORT d[11] (1505:1505:1505) (1503:1503:1503))
        (PORT d[12] (1572:1572:1572) (1588:1588:1588))
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (PORT ena (2816:2816:2816) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (PORT d[0] (2816:2816:2816) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1685:1685:1685))
        (PORT clk (1967:1967:1967) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1480:1480:1480))
        (PORT d[1] (1748:1748:1748) (1744:1744:1744))
        (PORT d[2] (1472:1472:1472) (1470:1470:1470))
        (PORT d[3] (1452:1452:1452) (1447:1447:1447))
        (PORT d[4] (1451:1451:1451) (1450:1450:1450))
        (PORT d[5] (2109:2109:2109) (2082:2082:2082))
        (PORT d[6] (1420:1420:1420) (1416:1416:1416))
        (PORT d[7] (2365:2365:2365) (2365:2365:2365))
        (PORT d[8] (1653:1653:1653) (1612:1612:1612))
        (PORT d[9] (1706:1706:1706) (1688:1688:1688))
        (PORT d[10] (1401:1401:1401) (1382:1382:1382))
        (PORT d[11] (1748:1748:1748) (1738:1738:1738))
        (PORT d[12] (1407:1407:1407) (1400:1400:1400))
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1488:1488:1488))
        (PORT clk (1964:1964:1964) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2004:2004:2004))
        (PORT d[0] (2141:2141:2141) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1159:1159:1159))
        (PORT d[1] (1156:1156:1156) (1158:1158:1158))
        (PORT d[2] (1131:1131:1131) (1124:1124:1124))
        (PORT d[3] (1180:1180:1180) (1180:1180:1180))
        (PORT d[4] (1445:1445:1445) (1425:1425:1425))
        (PORT d[5] (1705:1705:1705) (1651:1651:1651))
        (PORT d[6] (1352:1352:1352) (1303:1303:1303))
        (PORT d[7] (1097:1097:1097) (1062:1062:1062))
        (PORT d[8] (1110:1110:1110) (1088:1088:1088))
        (PORT d[9] (1366:1366:1366) (1325:1325:1325))
        (PORT d[10] (1090:1090:1090) (1075:1075:1075))
        (PORT d[11] (1131:1131:1131) (1108:1108:1108))
        (PORT d[12] (1130:1130:1130) (1101:1101:1101))
        (PORT clk (1925:1925:1925) (1923:1923:1923))
        (PORT ena (2219:2219:2219) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1923:1923:1923))
        (PORT d[0] (2219:2219:2219) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1132:1132:1132))
        (PORT datab (1674:1674:1674) (1667:1667:1667))
        (PORT datac (1392:1392:1392) (1362:1362:1362))
        (PORT datad (930:930:930) (848:848:848))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1973:1973:1973))
        (PORT clk (1946:1946:1946) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2906:2906:2906))
        (PORT d[1] (2791:2791:2791) (2679:2679:2679))
        (PORT d[2] (3090:3090:3090) (3147:3147:3147))
        (PORT d[3] (2961:2961:2961) (3033:3033:3033))
        (PORT d[4] (2869:2869:2869) (2870:2870:2870))
        (PORT d[5] (3425:3425:3425) (3261:3261:3261))
        (PORT d[6] (2201:2201:2201) (2093:2093:2093))
        (PORT d[7] (3175:3175:3175) (3196:3196:3196))
        (PORT d[8] (2941:2941:2941) (2794:2794:2794))
        (PORT d[9] (2423:2423:2423) (2420:2420:2420))
        (PORT d[10] (2341:2341:2341) (2342:2342:2342))
        (PORT d[11] (1876:1876:1876) (1897:1897:1897))
        (PORT d[12] (3195:3195:3195) (3193:3193:3193))
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2182:2182:2182))
        (PORT clk (1943:1943:1943) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1981:1981:1981))
        (PORT d[0] (2833:2833:2833) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1864:1864:1864))
        (PORT d[1] (1899:1899:1899) (1810:1810:1810))
        (PORT d[2] (1908:1908:1908) (1829:1829:1829))
        (PORT d[3] (1931:1931:1931) (1860:1860:1860))
        (PORT d[4] (2088:2088:2088) (2060:2060:2060))
        (PORT d[5] (1846:1846:1846) (1774:1774:1774))
        (PORT d[6] (1502:1502:1502) (1505:1505:1505))
        (PORT d[7] (1894:1894:1894) (1786:1786:1786))
        (PORT d[8] (1678:1678:1678) (1619:1619:1619))
        (PORT d[9] (1561:1561:1561) (1563:1563:1563))
        (PORT d[10] (1440:1440:1440) (1426:1426:1426))
        (PORT d[11] (1707:1707:1707) (1569:1569:1569))
        (PORT d[12] (1751:1751:1751) (1720:1720:1720))
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (PORT ena (2906:2906:2906) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1900:1900:1900))
        (PORT d[0] (2906:2906:2906) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1816:1816:1816))
        (PORT clk (1971:1971:1971) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1418:1418:1418))
        (PORT d[1] (1724:1724:1724) (1716:1716:1716))
        (PORT d[2] (1142:1142:1142) (1148:1148:1148))
        (PORT d[3] (1803:1803:1803) (1799:1799:1799))
        (PORT d[4] (1180:1180:1180) (1200:1200:1200))
        (PORT d[5] (2411:2411:2411) (2376:2376:2376))
        (PORT d[6] (1144:1144:1144) (1162:1162:1162))
        (PORT d[7] (1749:1749:1749) (1710:1710:1710))
        (PORT d[8] (1303:1303:1303) (1253:1253:1253))
        (PORT d[9] (1724:1724:1724) (1709:1709:1709))
        (PORT d[10] (2735:2735:2735) (2725:2725:2725))
        (PORT d[11] (1740:1740:1740) (1729:1729:1729))
        (PORT d[12] (1148:1148:1148) (1148:1148:1148))
        (PORT clk (1968:1968:1968) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1251:1251:1251))
        (PORT clk (1968:1968:1968) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2005:2005:2005))
        (PORT d[0] (1888:1888:1888) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1134:1134:1134))
        (PORT d[1] (1146:1146:1146) (1154:1154:1154))
        (PORT d[2] (1440:1440:1440) (1421:1421:1421))
        (PORT d[3] (1159:1159:1159) (1158:1158:1158))
        (PORT d[4] (1176:1176:1176) (1167:1167:1167))
        (PORT d[5] (1138:1138:1138) (1149:1149:1149))
        (PORT d[6] (1017:1017:1017) (981:981:981))
        (PORT d[7] (1056:1056:1056) (1026:1026:1026))
        (PORT d[8] (1085:1085:1085) (1059:1059:1059))
        (PORT d[9] (1025:1025:1025) (987:987:987))
        (PORT d[10] (1065:1065:1065) (1048:1048:1048))
        (PORT d[11] (1079:1079:1079) (1056:1056:1056))
        (PORT d[12] (1099:1099:1099) (1068:1068:1068))
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (PORT ena (2235:2235:2235) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1924:1924:1924))
        (PORT d[0] (2235:2235:2235) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1138:1138:1138))
        (PORT datab (1677:1677:1677) (1671:1671:1671))
        (PORT datac (1309:1309:1309) (1267:1267:1267))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1130:1130:1130) (1130:1130:1130))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1643:1643:1643))
        (PORT clk (1971:1971:1971) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1119:1119:1119))
        (PORT d[1] (1778:1778:1778) (1770:1770:1770))
        (PORT d[2] (1501:1501:1501) (1504:1504:1504))
        (PORT d[3] (1453:1453:1453) (1444:1444:1444))
        (PORT d[4] (1506:1506:1506) (1510:1510:1510))
        (PORT d[5] (2032:2032:2032) (1996:1996:1996))
        (PORT d[6] (1476:1476:1476) (1481:1481:1481))
        (PORT d[7] (1392:1392:1392) (1368:1368:1368))
        (PORT d[8] (1408:1408:1408) (1402:1402:1402))
        (PORT d[9] (1771:1771:1771) (1762:1762:1762))
        (PORT d[10] (839:839:839) (853:853:853))
        (PORT d[11] (837:837:837) (853:853:853))
        (PORT d[12] (810:810:810) (827:827:827))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (931:931:931))
        (PORT clk (1968:1968:1968) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2006:2006:2006))
        (PORT d[0] (1557:1557:1557) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1150:1150:1150))
        (PORT d[1] (1462:1462:1462) (1455:1455:1455))
        (PORT d[2] (1166:1166:1166) (1168:1168:1168))
        (PORT d[3] (1132:1132:1132) (1136:1136:1136))
        (PORT d[4] (1203:1203:1203) (1200:1200:1200))
        (PORT d[5] (1182:1182:1182) (1182:1182:1182))
        (PORT d[6] (1084:1084:1084) (1056:1056:1056))
        (PORT d[7] (1047:1047:1047) (1010:1010:1010))
        (PORT d[8] (1136:1136:1136) (1107:1107:1107))
        (PORT d[9] (1107:1107:1107) (1082:1082:1082))
        (PORT d[10] (1116:1116:1116) (1103:1103:1103))
        (PORT d[11] (1104:1104:1104) (1084:1084:1084))
        (PORT d[12] (1130:1130:1130) (1115:1115:1115))
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT ena (1906:1906:1906) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1925:1925:1925))
        (PORT d[0] (1906:1906:1906) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1131:1131:1131))
        (PORT clk (1951:1951:1951) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (2903:2903:2903))
        (PORT d[1] (2430:2430:2430) (2329:2329:2329))
        (PORT d[2] (2930:2930:2930) (2952:2952:2952))
        (PORT d[3] (3391:3391:3391) (3494:3494:3494))
        (PORT d[4] (3329:3329:3329) (3164:3164:3164))
        (PORT d[5] (2452:2452:2452) (2448:2448:2448))
        (PORT d[6] (2039:2039:2039) (2025:2025:2025))
        (PORT d[7] (2665:2665:2665) (2631:2631:2631))
        (PORT d[8] (3058:3058:3058) (2919:2919:2919))
        (PORT d[9] (2736:2736:2736) (2609:2609:2609))
        (PORT d[10] (2236:2236:2236) (2210:2210:2210))
        (PORT d[11] (2059:2059:2059) (2036:2036:2036))
        (PORT d[12] (2745:2745:2745) (2733:2733:2733))
        (PORT clk (1948:1948:1948) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2168:2168:2168))
        (PORT clk (1948:1948:1948) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1988:1988:1988))
        (PORT d[0] (2824:2824:2824) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2272:2272:2272))
        (PORT d[1] (2089:2089:2089) (1984:1984:1984))
        (PORT d[2] (2725:2725:2725) (2679:2679:2679))
        (PORT d[3] (2962:2962:2962) (2791:2791:2791))
        (PORT d[4] (2982:2982:2982) (2813:2813:2813))
        (PORT d[5] (2740:2740:2740) (2680:2680:2680))
        (PORT d[6] (1794:1794:1794) (1782:1782:1782))
        (PORT d[7] (1810:1810:1810) (1790:1790:1790))
        (PORT d[8] (2165:2165:2165) (2158:2158:2158))
        (PORT d[9] (1779:1779:1779) (1766:1766:1766))
        (PORT d[10] (1909:1909:1909) (1843:1843:1843))
        (PORT d[11] (1513:1513:1513) (1510:1510:1510))
        (PORT d[12] (1529:1529:1529) (1541:1541:1541))
        (PORT clk (1909:1909:1909) (1907:1907:1907))
        (PORT ena (2800:2800:2800) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1907:1907:1907))
        (PORT d[0] (2800:2800:2800) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (703:703:703))
        (PORT datab (1059:1059:1059) (1047:1047:1047))
        (PORT datac (1442:1442:1442) (1420:1420:1420))
        (PORT datad (1620:1620:1620) (1583:1583:1583))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1444:1444:1444))
        (PORT clk (1943:1943:1943) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2329:2329:2329))
        (PORT d[1] (2354:2354:2354) (2230:2230:2230))
        (PORT d[2] (2934:2934:2934) (2986:2986:2986))
        (PORT d[3] (3358:3358:3358) (3455:3455:3455))
        (PORT d[4] (2714:2714:2714) (2587:2587:2587))
        (PORT d[5] (2368:2368:2368) (2344:2344:2344))
        (PORT d[6] (2049:2049:2049) (2034:2034:2034))
        (PORT d[7] (2361:2361:2361) (2344:2344:2344))
        (PORT d[8] (3020:3020:3020) (2886:2886:2886))
        (PORT d[9] (2370:2370:2370) (2249:2249:2249))
        (PORT d[10] (1961:1961:1961) (1950:1950:1950))
        (PORT d[11] (2053:2053:2053) (2038:2038:2038))
        (PORT d[12] (2381:2381:2381) (2383:2383:2383))
        (PORT clk (1940:1940:1940) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1890:1890:1890))
        (PORT clk (1940:1940:1940) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1981:1981:1981))
        (PORT d[0] (2496:2496:2496) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2438:2438:2438))
        (PORT d[1] (2365:2365:2365) (2245:2245:2245))
        (PORT d[2] (2356:2356:2356) (2328:2328:2328))
        (PORT d[3] (2668:2668:2668) (2503:2503:2503))
        (PORT d[4] (2386:2386:2386) (2250:2250:2250))
        (PORT d[5] (2357:2357:2357) (2316:2316:2316))
        (PORT d[6] (1829:1829:1829) (1826:1826:1826))
        (PORT d[7] (1864:1864:1864) (1872:1872:1872))
        (PORT d[8] (2147:2147:2147) (2140:2140:2140))
        (PORT d[9] (1980:1980:1980) (1928:1928:1928))
        (PORT d[10] (1730:1730:1730) (1694:1694:1694))
        (PORT d[11] (1816:1816:1816) (1796:1796:1796))
        (PORT d[12] (1583:1583:1583) (1594:1594:1594))
        (PORT clk (1901:1901:1901) (1900:1900:1900))
        (PORT ena (3026:3026:3026) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1900:1900:1900))
        (PORT d[0] (3026:3026:3026) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1159:1159:1159))
        (PORT clk (1955:1955:1955) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3196:3196:3196))
        (PORT d[1] (2326:2326:2326) (2193:2193:2193))
        (PORT d[2] (3265:3265:3265) (3297:3297:3297))
        (PORT d[3] (3426:3426:3426) (3528:3528:3528))
        (PORT d[4] (3654:3654:3654) (3474:3474:3474))
        (PORT d[5] (3014:3014:3014) (2973:2973:2973))
        (PORT d[6] (2065:2065:2065) (2053:2053:2053))
        (PORT d[7] (2083:2083:2083) (2077:2077:2077))
        (PORT d[8] (2695:2695:2695) (2574:2574:2574))
        (PORT d[9] (3061:3061:3061) (2928:2928:2928))
        (PORT d[10] (2507:2507:2507) (2450:2450:2450))
        (PORT d[11] (1427:1427:1427) (1440:1440:1440))
        (PORT d[12] (2772:2772:2772) (2763:2763:2763))
        (PORT clk (1952:1952:1952) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1887:1887:1887))
        (PORT clk (1952:1952:1952) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1989:1989:1989))
        (PORT d[0] (2528:2528:2528) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2142:2142:2142))
        (PORT d[1] (2597:2597:2597) (2450:2450:2450))
        (PORT d[2] (2924:2924:2924) (2851:2851:2851))
        (PORT d[3] (3152:3152:3152) (3152:3152:3152))
        (PORT d[4] (2641:2641:2641) (2475:2475:2475))
        (PORT d[5] (2949:2949:2949) (2881:2881:2881))
        (PORT d[6] (1795:1795:1795) (1759:1759:1759))
        (PORT d[7] (1782:1782:1782) (1762:1762:1762))
        (PORT d[8] (1812:1812:1812) (1791:1791:1791))
        (PORT d[9] (1804:1804:1804) (1789:1789:1789))
        (PORT d[10] (1683:1683:1683) (1651:1651:1651))
        (PORT d[11] (1492:1492:1492) (1488:1488:1488))
        (PORT d[12] (1574:1574:1574) (1590:1590:1590))
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (PORT ena (2815:2815:2815) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1908:1908:1908))
        (PORT d[0] (2815:2815:2815) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1133:1133:1133))
        (PORT datab (1675:1675:1675) (1668:1668:1668))
        (PORT datac (1625:1625:1625) (1568:1568:1568))
        (PORT datad (1311:1311:1311) (1261:1261:1261))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (843:843:843) (831:831:831))
        (PORT clk (1956:1956:1956) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3481:3481:3481))
        (PORT d[1] (2302:2302:2302) (2167:2167:2167))
        (PORT d[2] (2606:2606:2606) (2652:2652:2652))
        (PORT d[3] (3718:3718:3718) (3808:3808:3808))
        (PORT d[4] (3688:3688:3688) (3510:3510:3510))
        (PORT d[5] (3096:3096:3096) (3064:3064:3064))
        (PORT d[6] (2105:2105:2105) (2092:2092:2092))
        (PORT d[7] (2066:2066:2066) (2060:2060:2060))
        (PORT d[8] (2362:2362:2362) (2237:2237:2237))
        (PORT d[9] (3079:3079:3079) (2946:2946:2946))
        (PORT d[10] (2842:2842:2842) (2776:2776:2776))
        (PORT d[11] (1409:1409:1409) (1420:1420:1420))
        (PORT d[12] (2977:2977:2977) (2932:2932:2932))
        (PORT clk (1953:1953:1953) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2202:2202:2202))
        (PORT clk (1953:1953:1953) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1990:1990:1990))
        (PORT d[0] (2621:2621:2621) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2280:2280:2280))
        (PORT d[1] (3227:3227:3227) (3049:3049:3049))
        (PORT d[2] (2700:2700:2700) (2540:2540:2540))
        (PORT d[3] (2487:2487:2487) (2498:2498:2498))
        (PORT d[4] (2653:2653:2653) (2501:2501:2501))
        (PORT d[5] (2652:2652:2652) (2595:2595:2595))
        (PORT d[6] (1492:1492:1492) (1489:1489:1489))
        (PORT d[7] (1778:1778:1778) (1755:1755:1755))
        (PORT d[8] (1719:1719:1719) (1696:1696:1696))
        (PORT d[9] (1700:1700:1700) (1681:1681:1681))
        (PORT d[10] (1738:1738:1738) (1704:1704:1704))
        (PORT d[11] (1517:1517:1517) (1514:1514:1514))
        (PORT d[12] (1599:1599:1599) (1616:1616:1616))
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (PORT ena (2779:2779:2779) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1909:1909:1909))
        (PORT d[0] (2779:2779:2779) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1992:1992:1992))
        (PORT clk (1936:1936:1936) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2488:2488:2488))
        (PORT d[1] (2906:2906:2906) (2867:2867:2867))
        (PORT d[2] (3724:3724:3724) (3761:3761:3761))
        (PORT d[3] (2964:2964:2964) (3013:3013:3013))
        (PORT d[4] (2546:2546:2546) (2551:2551:2551))
        (PORT d[5] (2753:2753:2753) (2615:2615:2615))
        (PORT d[6] (2710:2710:2710) (2573:2573:2573))
        (PORT d[7] (2556:2556:2556) (2595:2595:2595))
        (PORT d[8] (2668:2668:2668) (2534:2534:2534))
        (PORT d[9] (2068:2068:2068) (2076:2076:2076))
        (PORT d[10] (2284:2284:2284) (2252:2252:2252))
        (PORT d[11] (2173:2173:2173) (2170:2170:2170))
        (PORT d[12] (2827:2827:2827) (2828:2828:2828))
        (PORT clk (1933:1933:1933) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2438:2438:2438))
        (PORT clk (1933:1933:1933) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1970:1970:1970))
        (PORT d[0] (3108:3108:3108) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2147:2147:2147))
        (PORT d[1] (2195:2195:2195) (2103:2103:2103))
        (PORT d[2] (2269:2269:2269) (2177:2177:2177))
        (PORT d[3] (2162:2162:2162) (2073:2073:2073))
        (PORT d[4] (2457:2457:2457) (2436:2436:2436))
        (PORT d[5] (1855:1855:1855) (1772:1772:1772))
        (PORT d[6] (1884:1884:1884) (1878:1878:1878))
        (PORT d[7] (1794:1794:1794) (1685:1685:1685))
        (PORT d[8] (2220:2220:2220) (2224:2224:2224))
        (PORT d[9] (1944:1944:1944) (1937:1937:1937))
        (PORT d[10] (1744:1744:1744) (1718:1718:1718))
        (PORT d[11] (1757:1757:1757) (1732:1732:1732))
        (PORT d[12] (1715:1715:1715) (1685:1685:1685))
        (PORT clk (1894:1894:1894) (1889:1889:1889))
        (PORT ena (3108:3108:3108) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1889:1889:1889))
        (PORT d[0] (3108:3108:3108) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1139:1139:1139))
        (PORT datab (1677:1677:1677) (1671:1671:1671))
        (PORT datac (1578:1578:1578) (1530:1530:1530))
        (PORT datad (1767:1767:1767) (1671:1671:1671))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1067:1067:1067))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dw\|dpm\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1067:1067:1067))
        (PORT datab (1133:1133:1133) (1134:1134:1134))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\VGA_B\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1542:1542:1542) (1483:1483:1483))
        (PORT datac (697:697:697) (667:667:667))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_B\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1637:1637:1637))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (562:562:562))
        (PORT datab (493:493:493) (539:539:539))
        (PORT datac (472:472:472) (510:510:510))
        (PORT datad (943:943:943) (869:869:869))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|vga_HS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1642:1642:1642))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (806:806:806))
        (PORT datab (750:750:750) (755:755:755))
        (PORT datac (658:658:658) (650:650:650))
        (PORT datad (1217:1217:1217) (1167:1167:1167))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\syncgen\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (374:374:374))
        (PORT datac (667:667:667) (631:631:631))
        (PORT datad (1420:1420:1420) (1410:1410:1410))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\syncgen\|vga_VS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1641:1641:1641))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
