
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045222                       # Number of seconds simulated
sim_ticks                                 45222038000                       # Number of ticks simulated
final_tick                               472422478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82660                       # Simulator instruction rate (inst/s)
host_op_rate                                   138569                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37380654                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212244                       # Number of bytes of host memory used
host_seconds                                  1209.77                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               116480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34240                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                535                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1285                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1820                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               757153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1818582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2575735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          757153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             757153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              757153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1818582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2575735                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1347.318127                       # Cycle average of tags in use
system.l2.total_refs                           350860                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1505                       # Sample count of references to valid blocks.
system.l2.avg_refs                         233.129568                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           360.516034                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             472.782944                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             514.019148                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.028856                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.031373                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.082234                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 7982                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               218199                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  226181                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231246                       # number of Writeback hits
system.l2.Writeback_hits::total                231246                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187223                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  7982                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405422                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413404                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7982                       # number of overall hits
system.l2.overall_hits::cpu.data               405422                       # number of overall hits
system.l2.overall_hits::total                  413404                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                535                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                632                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1167                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 653                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1820                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                535                       # number of overall misses
system.l2.overall_misses::cpu.data               1285                       # number of overall misses
system.l2.overall_misses::total                  1820                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28728500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     34890000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        63618500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34240500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34240500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28728500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         97859000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28728500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69130500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        97859000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           218831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227348                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231246                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231246                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187876                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            406707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415224                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           406707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415224                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.062816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005133                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003476                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003160                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004383                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003160                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004383                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53698.130841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55205.696203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54514.567266                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52435.681470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52435.681470                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53698.130841                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53798.054475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53768.681319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53698.130841                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53798.054475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53768.681319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1167                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            653                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1820                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22202500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     27190000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     49392500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26348500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22202500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     53538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75741000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22202500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     53538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75741000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.062816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005133                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003476                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004383                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        41500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43022.151899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42324.335904                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40349.923430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40349.923430                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        41500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41664.202335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41615.934066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        41500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41664.202335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41615.934066                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16029295                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16029295                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1108018                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9391768                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8828223                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.999586                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         90444076                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19115218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121235203                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16029295                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8828223                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59092313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8281441                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                5012717                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18128223                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                182833                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           90389441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.274025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32584724     36.05%     36.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3542057      3.92%     39.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3758154      4.16%     44.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7528509      8.33%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 42975997     47.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             90389441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177229                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.340444                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21782776                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4404476                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56365281                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                667703                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7169193                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              202680987                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7169193                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23470995                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1932296                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55249718                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2567227                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199544837                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24322                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1210656                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                753284                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           234437516                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             487468659                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        300290042                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         187178617                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 34621702                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4785054                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33184098                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9057628                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2198910                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           578707                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194383334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20768                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 175326106                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7305544                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26700484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     52225669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9048                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      90389441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.939675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.190204                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14172610     15.68%     15.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17303823     19.14%     34.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25808090     28.55%     63.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26013569     28.78%     92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7091349      7.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90389441                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2175357     14.99%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              12340790     85.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147775      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101442871     57.86%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35718817     20.37%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30565508     17.43%     95.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7451135      4.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175326106                       # Type of FU issued
system.cpu.iq.rate                           1.938503                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14516147                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.082795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          336232852                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149288728                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    117788060                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           126630490                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           71819046                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56136446                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              120631570                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                69062908                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1933533                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4786458                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1827756                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7169193                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  605512                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 99293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194404102                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33184098                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9057628                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  59057                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10827                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3190                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1107181                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        94880                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1202061                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174691370                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30216931                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            634734                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37531013                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12947181                       # Number of branches executed
system.cpu.iew.exec_stores                    7314082                       # Number of stores executed
system.cpu.iew.exec_rate                     1.931485                       # Inst execution rate
system.cpu.iew.wb_sent                      174193949                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173924506                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 136276735                       # num instructions producing a value
system.cpu.iew.wb_consumers                 212365381                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.923006                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641709                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        26767225                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1108018                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     83220248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.014376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.680271                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24623805     29.59%     29.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14890529     17.89%     47.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6498215      7.81%     55.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9080895     10.91%     66.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28126804     33.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     83220248                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28126804                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    249497529                       # The number of ROB reads
system.cpu.rob.rob_writes                   395978152                       # The number of ROB writes
system.cpu.timesIdled                            5590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.904441                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.904441                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.105656                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.105656                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                258988512                       # number of integer regfile reads
system.cpu.int_regfile_writes               157147195                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94870499                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50604732                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70563923                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8089                       # number of replacements
system.cpu.icache.tagsinuse                389.856779                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18118994                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8517                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2127.391570                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     389.856779                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.761439                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.761439                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18118994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18118994                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18118994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18118994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18118994                       # number of overall hits
system.cpu.icache.overall_hits::total        18118994                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9229                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9229                       # number of overall misses
system.cpu.icache.overall_misses::total          9229                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    141350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141350000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    141350000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141350000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    141350000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141350000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18128223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18128223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18128223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18128223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18128223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18128223                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15315.852205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15315.852205                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15315.852205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15315.852205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15315.852205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15315.852205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8517                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8517                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117212500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117212500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117212500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117212500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117212500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117212500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13762.181519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13762.181519                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13762.181519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13762.181519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13762.181519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13762.181519                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 406195                       # number of replacements
system.cpu.dcache.tagsinuse                511.623462                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34961780                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 406707                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  85.963064                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428553033000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.623462                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27919807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27919807                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7041973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7041973                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34961780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34961780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34961780                       # number of overall hits
system.cpu.dcache.overall_hits::total        34961780                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       360512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360512                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187898                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       548410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       548410                       # number of overall misses
system.cpu.dcache.overall_misses::total        548410                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4621890500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4621890500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2471471642                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2471471642                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7093362142                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7093362142                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7093362142                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7093362142                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28280319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28280319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35510190                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35510190                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35510190                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35510190                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012748                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025989                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015444                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12820.351334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12820.351334                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13153.262100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13153.262100                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12934.414292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12934.414292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12934.414292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12934.414292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3761                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.303111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231246                       # number of writebacks
system.cpu.dcache.writebacks::total            231246                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141681                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       141703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       141703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141703                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       218831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187876                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       406707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       406707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       406707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       406707                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2474594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2474594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2095642142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2095642142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4570236642                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4570236642                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4570236642                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4570236642                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11308.244719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11308.244719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11154.389821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11154.389821                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11237.172318                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11237.172318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11237.172318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11237.172318                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
