
Ikarus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ec4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08006fd0  08006fd0  00016fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007054  08007054  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  08007054  08007054  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007054  08007054  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007054  08007054  00017054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007058  08007058  00017058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800705c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001348  2000017c  080071d8  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014c4  080071d8  000214c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a6a  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003849  00000000  00000000  00039c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014a0  00000000  00000000  0003d458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012f8  00000000  00000000  0003e8f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017f8e  00000000  00000000  0003fbf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012537  00000000  00000000  00057b7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078a2d  00000000  00000000  0006a0b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2ae2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000550c  00000000  00000000  000e2b60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006fb8 	.word	0x08006fb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08006fb8 	.word	0x08006fb8

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b24      	ldr	r3, [pc, #144]	; (80001f4 <MX_GPIO_Init+0xa8>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a23      	ldr	r2, [pc, #140]	; (80001f4 <MX_GPIO_Init+0xa8>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b21      	ldr	r3, [pc, #132]	; (80001f4 <MX_GPIO_Init+0xa8>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b1e      	ldr	r3, [pc, #120]	; (80001f4 <MX_GPIO_Init+0xa8>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a1d      	ldr	r2, [pc, #116]	; (80001f4 <MX_GPIO_Init+0xa8>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b1b      	ldr	r3, [pc, #108]	; (80001f4 <MX_GPIO_Init+0xa8>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b18      	ldr	r3, [pc, #96]	; (80001f4 <MX_GPIO_Init+0xa8>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a17      	ldr	r2, [pc, #92]	; (80001f4 <MX_GPIO_Init+0xa8>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b15      	ldr	r3, [pc, #84]	; (80001f4 <MX_GPIO_Init+0xa8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b12      	ldr	r3, [pc, #72]	; (80001f4 <MX_GPIO_Init+0xa8>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a11      	ldr	r2, [pc, #68]	; (80001f4 <MX_GPIO_Init+0xa8>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b0f      	ldr	r3, [pc, #60]	; (80001f4 <MX_GPIO_Init+0xa8>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c6:	480c      	ldr	r0, [pc, #48]	; (80001f8 <MX_GPIO_Init+0xac>)
 80001c8:	f001 f978 	bl	80014bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80001cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001d2:	2301      	movs	r3, #1
 80001d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d6:	2300      	movs	r3, #0
 80001d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001da:	2302      	movs	r3, #2
 80001dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001de:	f107 0310 	add.w	r3, r7, #16
 80001e2:	4619      	mov	r1, r3
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <MX_GPIO_Init+0xac>)
 80001e6:	f001 f80f 	bl	8001208 <HAL_GPIO_Init>

}
 80001ea:	bf00      	nop
 80001ec:	3720      	adds	r7, #32
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	40021000 	.word	0x40021000
 80001f8:	40011000 	.word	0x40011000

080001fc <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <MX_I2C2_Init+0x50>)
 8000202:	4a13      	ldr	r2, [pc, #76]	; (8000250 <MX_I2C2_Init+0x54>)
 8000204:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000206:	4b11      	ldr	r3, [pc, #68]	; (800024c <MX_I2C2_Init+0x50>)
 8000208:	4a12      	ldr	r2, [pc, #72]	; (8000254 <MX_I2C2_Init+0x58>)
 800020a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800020c:	4b0f      	ldr	r3, [pc, #60]	; (800024c <MX_I2C2_Init+0x50>)
 800020e:	2200      	movs	r2, #0
 8000210:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000212:	4b0e      	ldr	r3, [pc, #56]	; (800024c <MX_I2C2_Init+0x50>)
 8000214:	2200      	movs	r2, #0
 8000216:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000218:	4b0c      	ldr	r3, [pc, #48]	; (800024c <MX_I2C2_Init+0x50>)
 800021a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800021e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000220:	4b0a      	ldr	r3, [pc, #40]	; (800024c <MX_I2C2_Init+0x50>)
 8000222:	2200      	movs	r2, #0
 8000224:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000226:	4b09      	ldr	r3, [pc, #36]	; (800024c <MX_I2C2_Init+0x50>)
 8000228:	2200      	movs	r2, #0
 800022a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800022c:	4b07      	ldr	r3, [pc, #28]	; (800024c <MX_I2C2_Init+0x50>)
 800022e:	2200      	movs	r2, #0
 8000230:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000232:	4b06      	ldr	r3, [pc, #24]	; (800024c <MX_I2C2_Init+0x50>)
 8000234:	2200      	movs	r2, #0
 8000236:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000238:	4804      	ldr	r0, [pc, #16]	; (800024c <MX_I2C2_Init+0x50>)
 800023a:	f001 f957 	bl	80014ec <HAL_I2C_Init>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d001      	beq.n	8000248 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000244:	f000 f8d0 	bl	80003e8 <Error_Handler>
  }

}
 8000248:	bf00      	nop
 800024a:	bd80      	pop	{r7, pc}
 800024c:	200003bc 	.word	0x200003bc
 8000250:	40005800 	.word	0x40005800
 8000254:	000186a0 	.word	0x000186a0

08000258 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b088      	sub	sp, #32
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000260:	f107 0310 	add.w	r3, r7, #16
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a16      	ldr	r2, [pc, #88]	; (80002cc <HAL_I2C_MspInit+0x74>)
 8000274:	4293      	cmp	r3, r2
 8000276:	d124      	bne.n	80002c2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a14      	ldr	r2, [pc, #80]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 800027e:	f043 0308 	orr.w	r3, r3, #8
 8000282:	6193      	str	r3, [r2, #24]
 8000284:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f003 0308 	and.w	r3, r3, #8
 800028c:	60fb      	str	r3, [r7, #12]
 800028e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000290:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000294:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000296:	2312      	movs	r3, #18
 8000298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800029a:	2303      	movs	r3, #3
 800029c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800029e:	f107 0310 	add.w	r3, r7, #16
 80002a2:	4619      	mov	r1, r3
 80002a4:	480b      	ldr	r0, [pc, #44]	; (80002d4 <HAL_I2C_MspInit+0x7c>)
 80002a6:	f000 ffaf 	bl	8001208 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 80002ac:	69db      	ldr	r3, [r3, #28]
 80002ae:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 80002b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002b4:	61d3      	str	r3, [r2, #28]
 80002b6:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <HAL_I2C_MspInit+0x78>)
 80002b8:	69db      	ldr	r3, [r3, #28]
 80002ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002be:	60bb      	str	r3, [r7, #8]
 80002c0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80002c2:	bf00      	nop
 80002c4:	3720      	adds	r7, #32
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40005800 	.word	0x40005800
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010c00 	.word	0x40010c00

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b590      	push	{r4, r7, lr}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002de:	f000 fe01 	bl	8000ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f827 	bl	8000334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f7ff ff31 	bl	800014c <MX_GPIO_Init>
  MX_I2C2_Init();
 80002ea:	f7ff ff87 	bl	80001fc <MX_I2C2_Init>
  MX_SPI1_Init();
 80002ee:	f000 f881 	bl	80003f4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80002f2:	f000 f8b5 	bl	8000460 <MX_SPI2_Init>
  MX_TIM1_Init();
 80002f6:	f000 fa35 	bl	8000764 <MX_TIM1_Init>
  MX_TIM2_Init();
 80002fa:	f000 faeb 	bl	80008d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80002fe:	f000 fb7f 	bl	8000a00 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000302:	f000 fc15 	bl	8000b30 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000306:	f006 f99b 	bl	8006640 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(5000);
 800030a:	f241 3088 	movw	r0, #5000	; 0x1388
 800030e:	f000 fe4b 	bl	8000fa8 <HAL_Delay>

  uint8_t Buf[] = "We are ON baby";
 8000312:	4b07      	ldr	r3, [pc, #28]	; (8000330 <main+0x58>)
 8000314:	463c      	mov	r4, r7
 8000316:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000318:	c407      	stmia	r4!, {r0, r1, r2}
 800031a:	8023      	strh	r3, [r4, #0]
 800031c:	3402      	adds	r4, #2
 800031e:	0c1b      	lsrs	r3, r3, #16
 8000320:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS(Buf, sizeof(Buf));
 8000322:	463b      	mov	r3, r7
 8000324:	210f      	movs	r1, #15
 8000326:	4618      	mov	r0, r3
 8000328:	f006 fa48 	bl	80067bc <CDC_Transmit_FS>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800032c:	e7fe      	b.n	800032c <main+0x54>
 800032e:	bf00      	nop
 8000330:	08006fd0 	.word	0x08006fd0

08000334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b094      	sub	sp, #80	; 0x50
 8000338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800033a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800033e:	2228      	movs	r2, #40	; 0x28
 8000340:	2100      	movs	r1, #0
 8000342:	4618      	mov	r0, r3
 8000344:	f006 fe30 	bl	8006fa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000348:	f107 0314 	add.w	r3, r7, #20
 800034c:	2200      	movs	r2, #0
 800034e:	601a      	str	r2, [r3, #0]
 8000350:	605a      	str	r2, [r3, #4]
 8000352:	609a      	str	r2, [r3, #8]
 8000354:	60da      	str	r2, [r3, #12]
 8000356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
 800035e:	605a      	str	r2, [r3, #4]
 8000360:	609a      	str	r2, [r3, #8]
 8000362:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000364:	2301      	movs	r3, #1
 8000366:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000368:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800036c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800036e:	2300      	movs	r3, #0
 8000370:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000372:	2301      	movs	r3, #1
 8000374:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000376:	2302      	movs	r3, #2
 8000378:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800037a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800037e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000380:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000384:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800038a:	4618      	mov	r0, r3
 800038c:	f002 f8b8 	bl	8002500 <HAL_RCC_OscConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000396:	f000 f827 	bl	80003e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800039a:	230f      	movs	r3, #15
 800039c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800039e:	2302      	movs	r3, #2
 80003a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003a2:	2300      	movs	r3, #0
 80003a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003aa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003b0:	f107 0314 	add.w	r3, r7, #20
 80003b4:	2102      	movs	r1, #2
 80003b6:	4618      	mov	r0, r3
 80003b8:	f002 fb22 	bl	8002a00 <HAL_RCC_ClockConfig>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003c2:	f000 f811 	bl	80003e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80003c6:	2310      	movs	r3, #16
 80003c8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80003ca:	2300      	movs	r3, #0
 80003cc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	4618      	mov	r0, r3
 80003d2:	f002 fc9d 	bl	8002d10 <HAL_RCCEx_PeriphCLKConfig>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80003dc:	f000 f804 	bl	80003e8 <Error_Handler>
  }
}
 80003e0:	bf00      	nop
 80003e2:	3750      	adds	r7, #80	; 0x50
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}

080003e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80003f8:	4b17      	ldr	r3, [pc, #92]	; (8000458 <MX_SPI1_Init+0x64>)
 80003fa:	4a18      	ldr	r2, [pc, #96]	; (800045c <MX_SPI1_Init+0x68>)
 80003fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003fe:	4b16      	ldr	r3, [pc, #88]	; (8000458 <MX_SPI1_Init+0x64>)
 8000400:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000404:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_SPI1_Init+0x64>)
 8000408:	2200      	movs	r2, #0
 800040a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800040c:	4b12      	ldr	r3, [pc, #72]	; (8000458 <MX_SPI1_Init+0x64>)
 800040e:	2200      	movs	r2, #0
 8000410:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <MX_SPI1_Init+0x64>)
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000418:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <MX_SPI1_Init+0x64>)
 800041a:	2200      	movs	r2, #0
 800041c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800041e:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <MX_SPI1_Init+0x64>)
 8000420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000424:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000426:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <MX_SPI1_Init+0x64>)
 8000428:	2208      	movs	r2, #8
 800042a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800042c:	4b0a      	ldr	r3, [pc, #40]	; (8000458 <MX_SPI1_Init+0x64>)
 800042e:	2200      	movs	r2, #0
 8000430:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000432:	4b09      	ldr	r3, [pc, #36]	; (8000458 <MX_SPI1_Init+0x64>)
 8000434:	2200      	movs	r2, #0
 8000436:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000438:	4b07      	ldr	r3, [pc, #28]	; (8000458 <MX_SPI1_Init+0x64>)
 800043a:	2200      	movs	r2, #0
 800043c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800043e:	4b06      	ldr	r3, [pc, #24]	; (8000458 <MX_SPI1_Init+0x64>)
 8000440:	220a      	movs	r2, #10
 8000442:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000444:	4804      	ldr	r0, [pc, #16]	; (8000458 <MX_SPI1_Init+0x64>)
 8000446:	f002 fd19 	bl	8002e7c <HAL_SPI_Init>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000450:	f7ff ffca 	bl	80003e8 <Error_Handler>
  }

}
 8000454:	bf00      	nop
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000468 	.word	0x20000468
 800045c:	40013000 	.word	0x40013000

08000460 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000464:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000466:	4a18      	ldr	r2, [pc, #96]	; (80004c8 <MX_SPI2_Init+0x68>)
 8000468:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800046a:	4b16      	ldr	r3, [pc, #88]	; (80004c4 <MX_SPI2_Init+0x64>)
 800046c:	2200      	movs	r2, #0
 800046e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000470:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000476:	4b13      	ldr	r3, [pc, #76]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000478:	2200      	movs	r2, #0
 800047a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800047c:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_SPI2_Init+0x64>)
 800047e:	2200      	movs	r2, #0
 8000480:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000482:	4b10      	ldr	r3, [pc, #64]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000484:	2200      	movs	r2, #0
 8000486:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000488:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_SPI2_Init+0x64>)
 800048a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800048e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000492:	2200      	movs	r2, #0
 8000494:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000498:	2200      	movs	r2, #0
 800049a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_SPI2_Init+0x64>)
 800049e:	2200      	movs	r2, #0
 80004a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004aa:	220a      	movs	r2, #10
 80004ac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004b0:	f002 fce4 	bl	8002e7c <HAL_SPI_Init>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 80004ba:	f7ff ff95 	bl	80003e8 <Error_Handler>
  }

}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	20000410 	.word	0x20000410
 80004c8:	40003800 	.word	0x40003800

080004cc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b08c      	sub	sp, #48	; 0x30
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 031c 	add.w	r3, r7, #28
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a3e      	ldr	r2, [pc, #248]	; (80005e0 <HAL_SPI_MspInit+0x114>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d13e      	bne.n	800056a <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004ec:	4b3d      	ldr	r3, [pc, #244]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a3c      	ldr	r2, [pc, #240]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 80004f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b3a      	ldr	r3, [pc, #232]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000500:	61bb      	str	r3, [r7, #24]
 8000502:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000504:	4b37      	ldr	r3, [pc, #220]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a36      	ldr	r2, [pc, #216]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 800050a:	f043 0308 	orr.w	r3, r3, #8
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b34      	ldr	r3, [pc, #208]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0308 	and.w	r3, r3, #8
 8000518:	617b      	str	r3, [r7, #20]
 800051a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800051c:	2328      	movs	r3, #40	; 0x28
 800051e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000520:	2302      	movs	r3, #2
 8000522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000524:	2303      	movs	r3, #3
 8000526:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000528:	f107 031c 	add.w	r3, r7, #28
 800052c:	4619      	mov	r1, r3
 800052e:	482e      	ldr	r0, [pc, #184]	; (80005e8 <HAL_SPI_MspInit+0x11c>)
 8000530:	f000 fe6a 	bl	8001208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000534:	2310      	movs	r3, #16
 8000536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000538:	2300      	movs	r3, #0
 800053a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2300      	movs	r3, #0
 800053e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000540:	f107 031c 	add.w	r3, r7, #28
 8000544:	4619      	mov	r1, r3
 8000546:	4828      	ldr	r0, [pc, #160]	; (80005e8 <HAL_SPI_MspInit+0x11c>)
 8000548:	f000 fe5e 	bl	8001208 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800054c:	4b27      	ldr	r3, [pc, #156]	; (80005ec <HAL_SPI_MspInit+0x120>)
 800054e:	685b      	ldr	r3, [r3, #4]
 8000550:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000554:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000558:	62fb      	str	r3, [r7, #44]	; 0x2c
 800055a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000562:	4a22      	ldr	r2, [pc, #136]	; (80005ec <HAL_SPI_MspInit+0x120>)
 8000564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000566:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000568:	e036      	b.n	80005d8 <HAL_SPI_MspInit+0x10c>
  else if(spiHandle->Instance==SPI2)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a20      	ldr	r2, [pc, #128]	; (80005f0 <HAL_SPI_MspInit+0x124>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d131      	bne.n	80005d8 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000574:	4b1b      	ldr	r3, [pc, #108]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 8000576:	69db      	ldr	r3, [r3, #28]
 8000578:	4a1a      	ldr	r2, [pc, #104]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 800057a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800057e:	61d3      	str	r3, [r2, #28]
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 8000582:	69db      	ldr	r3, [r3, #28]
 8000584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000588:	613b      	str	r3, [r7, #16]
 800058a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800058c:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	4a14      	ldr	r2, [pc, #80]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 8000592:	f043 0308 	orr.w	r3, r3, #8
 8000596:	6193      	str	r3, [r2, #24]
 8000598:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <HAL_SPI_MspInit+0x118>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f003 0308 	and.w	r3, r3, #8
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80005a4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80005a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005aa:	2300      	movs	r3, #0
 80005ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ae:	2300      	movs	r3, #0
 80005b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	4619      	mov	r1, r3
 80005b8:	480b      	ldr	r0, [pc, #44]	; (80005e8 <HAL_SPI_MspInit+0x11c>)
 80005ba:	f000 fe25 	bl	8001208 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80005be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c4:	2302      	movs	r3, #2
 80005c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c8:	2303      	movs	r3, #3
 80005ca:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005cc:	f107 031c 	add.w	r3, r7, #28
 80005d0:	4619      	mov	r1, r3
 80005d2:	4805      	ldr	r0, [pc, #20]	; (80005e8 <HAL_SPI_MspInit+0x11c>)
 80005d4:	f000 fe18 	bl	8001208 <HAL_GPIO_Init>
}
 80005d8:	bf00      	nop
 80005da:	3730      	adds	r7, #48	; 0x30
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40013000 	.word	0x40013000
 80005e4:	40021000 	.word	0x40021000
 80005e8:	40010c00 	.word	0x40010c00
 80005ec:	40010000 	.word	0x40010000
 80005f0:	40003800 	.word	0x40003800

080005f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_MspInit+0x5c>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	4a14      	ldr	r2, [pc, #80]	; (8000650 <HAL_MspInit+0x5c>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6193      	str	r3, [r2, #24]
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_MspInit+0x5c>)
 8000608:	699b      	ldr	r3, [r3, #24]
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <HAL_MspInit+0x5c>)
 8000614:	69db      	ldr	r3, [r3, #28]
 8000616:	4a0e      	ldr	r2, [pc, #56]	; (8000650 <HAL_MspInit+0x5c>)
 8000618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061c:	61d3      	str	r3, [r2, #28]
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <HAL_MspInit+0x5c>)
 8000620:	69db      	ldr	r3, [r3, #28]
 8000622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <HAL_MspInit+0x60>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <HAL_MspInit+0x60>)
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	bf00      	nop
 8000648:	3714      	adds	r7, #20
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr
 8000650:	40021000 	.word	0x40021000
 8000654:	40010000 	.word	0x40010000

08000658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr

08000664 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000668:	e7fe      	b.n	8000668 <HardFault_Handler+0x4>

0800066a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <MemManage_Handler+0x4>

08000670 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000674:	e7fe      	b.n	8000674 <BusFault_Handler+0x4>

08000676 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <UsageFault_Handler+0x4>

0800067c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr

08000688 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr

080006a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a4:	f000 fc64 	bl	8000f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}

080006ac <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80006b0:	4802      	ldr	r0, [pc, #8]	; (80006bc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80006b2:	f001 f94a 	bl	800194a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20001258 	.word	0x20001258

080006c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80006c4:	4802      	ldr	r0, [pc, #8]	; (80006d0 <TIM2_IRQHandler+0x10>)
 80006c6:	f002 fccd 	bl	8003064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000580 	.word	0x20000580

080006d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80006d8:	4802      	ldr	r0, [pc, #8]	; (80006e4 <TIM3_IRQHandler+0x10>)
 80006da:	f002 fcc3 	bl	8003064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000500 	.word	0x20000500

080006e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006ec:	4802      	ldr	r0, [pc, #8]	; (80006f8 <TIM4_IRQHandler+0x10>)
 80006ee:	f002 fcb9 	bl	8003064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200004c0 	.word	0x200004c0

080006fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000700:	4b15      	ldr	r3, [pc, #84]	; (8000758 <SystemInit+0x5c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a14      	ldr	r2, [pc, #80]	; (8000758 <SystemInit+0x5c>)
 8000706:	f043 0301 	orr.w	r3, r3, #1
 800070a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800070c:	4b12      	ldr	r3, [pc, #72]	; (8000758 <SystemInit+0x5c>)
 800070e:	685a      	ldr	r2, [r3, #4]
 8000710:	4911      	ldr	r1, [pc, #68]	; (8000758 <SystemInit+0x5c>)
 8000712:	4b12      	ldr	r3, [pc, #72]	; (800075c <SystemInit+0x60>)
 8000714:	4013      	ands	r3, r2
 8000716:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <SystemInit+0x5c>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <SystemInit+0x5c>)
 800071e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000726:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <SystemInit+0x5c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a0a      	ldr	r2, [pc, #40]	; (8000758 <SystemInit+0x5c>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <SystemInit+0x5c>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	4a07      	ldr	r2, [pc, #28]	; (8000758 <SystemInit+0x5c>)
 800073a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800073e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <SystemInit+0x5c>)
 8000742:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000746:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <SystemInit+0x64>)
 800074a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800074e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	40021000 	.word	0x40021000
 800075c:	f8ff0000 	.word	0xf8ff0000
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b096      	sub	sp, #88	; 0x58
 8000768:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800076a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000778:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
 8000792:	615a      	str	r2, [r3, #20]
 8000794:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2220      	movs	r2, #32
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f006 fc03 	bl	8006fa8 <memset>

  htim1.Instance = TIM1;
 80007a2:	4b4a      	ldr	r3, [pc, #296]	; (80008cc <MX_TIM1_Init+0x168>)
 80007a4:	4a4a      	ldr	r2, [pc, #296]	; (80008d0 <MX_TIM1_Init+0x16c>)
 80007a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 144-1;
 80007a8:	4b48      	ldr	r3, [pc, #288]	; (80008cc <MX_TIM1_Init+0x168>)
 80007aa:	228f      	movs	r2, #143	; 0x8f
 80007ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ae:	4b47      	ldr	r3, [pc, #284]	; (80008cc <MX_TIM1_Init+0x168>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80007b4:	4b45      	ldr	r3, [pc, #276]	; (80008cc <MX_TIM1_Init+0x168>)
 80007b6:	f242 720f 	movw	r2, #9999	; 0x270f
 80007ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007bc:	4b43      	ldr	r3, [pc, #268]	; (80008cc <MX_TIM1_Init+0x168>)
 80007be:	2200      	movs	r2, #0
 80007c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007c2:	4b42      	ldr	r3, [pc, #264]	; (80008cc <MX_TIM1_Init+0x168>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c8:	4b40      	ldr	r3, [pc, #256]	; (80008cc <MX_TIM1_Init+0x168>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007ce:	483f      	ldr	r0, [pc, #252]	; (80008cc <MX_TIM1_Init+0x168>)
 80007d0:	f002 fbb5 	bl	8002f3e <HAL_TIM_Base_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80007da:	f7ff fe05 	bl	80003e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007e2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007e8:	4619      	mov	r1, r3
 80007ea:	4838      	ldr	r0, [pc, #224]	; (80008cc <MX_TIM1_Init+0x168>)
 80007ec:	f002 fe68 	bl	80034c0 <HAL_TIM_ConfigClockSource>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80007f6:	f7ff fdf7 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80007fa:	4834      	ldr	r0, [pc, #208]	; (80008cc <MX_TIM1_Init+0x168>)
 80007fc:	f002 fbca 	bl	8002f94 <HAL_TIM_OC_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000806:	f7ff fdef 	bl	80003e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080a:	2300      	movs	r3, #0
 800080c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800080e:	2300      	movs	r3, #0
 8000810:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000812:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000816:	4619      	mov	r1, r3
 8000818:	482c      	ldr	r0, [pc, #176]	; (80008cc <MX_TIM1_Init+0x168>)
 800081a:	f003 f9b5 	bl	8003b88 <HAL_TIMEx_MasterConfigSynchronization>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000824:	f7ff fde0 	bl	80003e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000830:	2300      	movs	r3, #0
 8000832:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000834:	2300      	movs	r3, #0
 8000836:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800083c:	2300      	movs	r3, #0
 800083e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000840:	2300      	movs	r3, #0
 8000842:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000848:	2200      	movs	r2, #0
 800084a:	4619      	mov	r1, r3
 800084c:	481f      	ldr	r0, [pc, #124]	; (80008cc <MX_TIM1_Init+0x168>)
 800084e:	f002 fd11 	bl	8003274 <HAL_TIM_OC_ConfigChannel>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000858:	f7ff fdc6 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800085c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000860:	2204      	movs	r2, #4
 8000862:	4619      	mov	r1, r3
 8000864:	4819      	ldr	r0, [pc, #100]	; (80008cc <MX_TIM1_Init+0x168>)
 8000866:	f002 fd05 	bl	8003274 <HAL_TIM_OC_ConfigChannel>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000870:	f7ff fdba 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000878:	2208      	movs	r2, #8
 800087a:	4619      	mov	r1, r3
 800087c:	4813      	ldr	r0, [pc, #76]	; (80008cc <MX_TIM1_Init+0x168>)
 800087e:	f002 fcf9 	bl	8003274 <HAL_TIM_OC_ConfigChannel>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000888:	f7ff fdae 	bl	80003e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800088c:	2300      	movs	r3, #0
 800088e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000890:	2300      	movs	r3, #0
 8000892:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000898:	2300      	movs	r3, #0
 800089a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008a6:	2300      	movs	r3, #0
 80008a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	4619      	mov	r1, r3
 80008ae:	4807      	ldr	r0, [pc, #28]	; (80008cc <MX_TIM1_Init+0x168>)
 80008b0:	f003 f9ae 	bl	8003c10 <HAL_TIMEx_ConfigBreakDeadTime>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80008ba:	f7ff fd95 	bl	80003e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80008be:	4803      	ldr	r0, [pc, #12]	; (80008cc <MX_TIM1_Init+0x168>)
 80008c0:	f000 fa3e 	bl	8000d40 <HAL_TIM_MspPostInit>

}
 80008c4:	bf00      	nop
 80008c6:	3758      	adds	r7, #88	; 0x58
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000540 	.word	0x20000540
 80008d0:	40012c00 	.word	0x40012c00

080008d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08e      	sub	sp, #56	; 0x38
 80008d8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e8:	f107 0320 	add.w	r3, r7, #32
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
 8000900:	615a      	str	r2, [r3, #20]
 8000902:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8000904:	4b3d      	ldr	r3, [pc, #244]	; (80009fc <MX_TIM2_Init+0x128>)
 8000906:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800090a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 144-1;
 800090c:	4b3b      	ldr	r3, [pc, #236]	; (80009fc <MX_TIM2_Init+0x128>)
 800090e:	228f      	movs	r2, #143	; 0x8f
 8000910:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000912:	4b3a      	ldr	r3, [pc, #232]	; (80009fc <MX_TIM2_Init+0x128>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8000918:	4b38      	ldr	r3, [pc, #224]	; (80009fc <MX_TIM2_Init+0x128>)
 800091a:	f242 720f 	movw	r2, #9999	; 0x270f
 800091e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000920:	4b36      	ldr	r3, [pc, #216]	; (80009fc <MX_TIM2_Init+0x128>)
 8000922:	2200      	movs	r2, #0
 8000924:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000926:	4b35      	ldr	r3, [pc, #212]	; (80009fc <MX_TIM2_Init+0x128>)
 8000928:	2200      	movs	r2, #0
 800092a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800092c:	4833      	ldr	r0, [pc, #204]	; (80009fc <MX_TIM2_Init+0x128>)
 800092e:	f002 fb06 	bl	8002f3e <HAL_TIM_Base_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000938:	f7ff fd56 	bl	80003e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800093c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000940:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000942:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000946:	4619      	mov	r1, r3
 8000948:	482c      	ldr	r0, [pc, #176]	; (80009fc <MX_TIM2_Init+0x128>)
 800094a:	f002 fdb9 	bl	80034c0 <HAL_TIM_ConfigClockSource>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000954:	f7ff fd48 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000958:	4828      	ldr	r0, [pc, #160]	; (80009fc <MX_TIM2_Init+0x128>)
 800095a:	f002 fb4f 	bl	8002ffc <HAL_TIM_PWM_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000964:	f7ff fd40 	bl	80003e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000970:	f107 0320 	add.w	r3, r7, #32
 8000974:	4619      	mov	r1, r3
 8000976:	4821      	ldr	r0, [pc, #132]	; (80009fc <MX_TIM2_Init+0x128>)
 8000978:	f003 f906 	bl	8003b88 <HAL_TIMEx_MasterConfigSynchronization>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000982:	f7ff fd31 	bl	80003e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000986:	2360      	movs	r3, #96	; 0x60
 8000988:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	2200      	movs	r2, #0
 800099a:	4619      	mov	r1, r3
 800099c:	4817      	ldr	r0, [pc, #92]	; (80009fc <MX_TIM2_Init+0x128>)
 800099e:	f002 fcc9 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80009a8:	f7ff fd1e 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2204      	movs	r2, #4
 80009b0:	4619      	mov	r1, r3
 80009b2:	4812      	ldr	r0, [pc, #72]	; (80009fc <MX_TIM2_Init+0x128>)
 80009b4:	f002 fcbe 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80009be:	f7ff fd13 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2208      	movs	r2, #8
 80009c6:	4619      	mov	r1, r3
 80009c8:	480c      	ldr	r0, [pc, #48]	; (80009fc <MX_TIM2_Init+0x128>)
 80009ca:	f002 fcb3 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80009d4:	f7ff fd08 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	220c      	movs	r2, #12
 80009dc:	4619      	mov	r1, r3
 80009de:	4807      	ldr	r0, [pc, #28]	; (80009fc <MX_TIM2_Init+0x128>)
 80009e0:	f002 fca8 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80009ea:	f7ff fcfd 	bl	80003e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80009ee:	4803      	ldr	r0, [pc, #12]	; (80009fc <MX_TIM2_Init+0x128>)
 80009f0:	f000 f9a6 	bl	8000d40 <HAL_TIM_MspPostInit>

}
 80009f4:	bf00      	nop
 80009f6:	3738      	adds	r7, #56	; 0x38
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000580 	.word	0x20000580

08000a00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	; 0x38
 8000a04:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	f107 0320 	add.w	r3, r7, #32
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]
 8000a2e:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8000a30:	4b3d      	ldr	r3, [pc, #244]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a32:	4a3e      	ldr	r2, [pc, #248]	; (8000b2c <MX_TIM3_Init+0x12c>)
 8000a34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 144-1;
 8000a36:	4b3c      	ldr	r3, [pc, #240]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a38:	228f      	movs	r2, #143	; 0x8f
 8000a3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3c:	4b3a      	ldr	r3, [pc, #232]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8000a42:	4b39      	ldr	r3, [pc, #228]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a44:	f242 720f 	movw	r2, #9999	; 0x270f
 8000a48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4a:	4b37      	ldr	r3, [pc, #220]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a50:	4b35      	ldr	r3, [pc, #212]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a56:	4834      	ldr	r0, [pc, #208]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a58:	f002 fa71 	bl	8002f3e <HAL_TIM_Base_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a62:	f7ff fcc1 	bl	80003e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a70:	4619      	mov	r1, r3
 8000a72:	482d      	ldr	r0, [pc, #180]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a74:	f002 fd24 	bl	80034c0 <HAL_TIM_ConfigClockSource>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a7e:	f7ff fcb3 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a82:	4829      	ldr	r0, [pc, #164]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000a84:	f002 faba 	bl	8002ffc <HAL_TIM_PWM_Init>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a8e:	f7ff fcab 	bl	80003e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a9a:	f107 0320 	add.w	r3, r7, #32
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4821      	ldr	r0, [pc, #132]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000aa2:	f003 f871 	bl	8003b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000aac:	f7ff fc9c 	bl	80003e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ab0:	2360      	movs	r3, #96	; 0x60
 8000ab2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4818      	ldr	r0, [pc, #96]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000ac8:	f002 fc34 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000ad2:	f7ff fc89 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	2204      	movs	r2, #4
 8000ada:	4619      	mov	r1, r3
 8000adc:	4812      	ldr	r0, [pc, #72]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000ade:	f002 fc29 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000ae8:	f7ff fc7e 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2208      	movs	r2, #8
 8000af0:	4619      	mov	r1, r3
 8000af2:	480d      	ldr	r0, [pc, #52]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000af4:	f002 fc1e 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8000afe:	f7ff fc73 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	220c      	movs	r2, #12
 8000b06:	4619      	mov	r1, r3
 8000b08:	4807      	ldr	r0, [pc, #28]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000b0a:	f002 fc13 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000b14:	f7ff fc68 	bl	80003e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8000b18:	4803      	ldr	r0, [pc, #12]	; (8000b28 <MX_TIM3_Init+0x128>)
 8000b1a:	f000 f911 	bl	8000d40 <HAL_TIM_MspPostInit>

}
 8000b1e:	bf00      	nop
 8000b20:	3738      	adds	r7, #56	; 0x38
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000500 	.word	0x20000500
 8000b2c:	40000400 	.word	0x40000400

08000b30 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08e      	sub	sp, #56	; 0x38
 8000b34:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b44:	f107 0320 	add.w	r3, r7, #32
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
 8000b5c:	615a      	str	r2, [r3, #20]
 8000b5e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8000b60:	4b3d      	ldr	r3, [pc, #244]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b62:	4a3e      	ldr	r2, [pc, #248]	; (8000c5c <MX_TIM4_Init+0x12c>)
 8000b64:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 144-1;
 8000b66:	4b3c      	ldr	r3, [pc, #240]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b68:	228f      	movs	r2, #143	; 0x8f
 8000b6a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6c:	4b3a      	ldr	r3, [pc, #232]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8000b72:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b74:	f242 720f 	movw	r2, #9999	; 0x270f
 8000b78:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7a:	4b37      	ldr	r3, [pc, #220]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b80:	4b35      	ldr	r3, [pc, #212]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b86:	4834      	ldr	r0, [pc, #208]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000b88:	f002 f9d9 	bl	8002f3e <HAL_TIM_Base_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000b92:	f7ff fc29 	bl	80003e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b9a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	482d      	ldr	r0, [pc, #180]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000ba4:	f002 fc8c 	bl	80034c0 <HAL_TIM_ConfigClockSource>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000bae:	f7ff fc1b 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000bb2:	4829      	ldr	r0, [pc, #164]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000bb4:	f002 fa22 	bl	8002ffc <HAL_TIM_PWM_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000bbe:	f7ff fc13 	bl	80003e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000bca:	f107 0320 	add.w	r3, r7, #32
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4821      	ldr	r0, [pc, #132]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000bd2:	f002 ffd9 	bl	8003b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000bdc:	f7ff fc04 	bl	80003e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000be0:	2360      	movs	r3, #96	; 0x60
 8000be2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4818      	ldr	r0, [pc, #96]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000bf8:	f002 fb9c 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000c02:	f7ff fbf1 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2204      	movs	r2, #4
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4812      	ldr	r0, [pc, #72]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000c0e:	f002 fb91 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000c18:	f7ff fbe6 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2208      	movs	r2, #8
 8000c20:	4619      	mov	r1, r3
 8000c22:	480d      	ldr	r0, [pc, #52]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000c24:	f002 fb86 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8000c2e:	f7ff fbdb 	bl	80003e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	220c      	movs	r2, #12
 8000c36:	4619      	mov	r1, r3
 8000c38:	4807      	ldr	r0, [pc, #28]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000c3a:	f002 fb7b 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8000c44:	f7ff fbd0 	bl	80003e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8000c48:	4803      	ldr	r0, [pc, #12]	; (8000c58 <MX_TIM4_Init+0x128>)
 8000c4a:	f000 f879 	bl	8000d40 <HAL_TIM_MspPostInit>

}
 8000c4e:	bf00      	nop
 8000c50:	3738      	adds	r7, #56	; 0x38
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200004c0 	.word	0x200004c0
 8000c5c:	40000800 	.word	0x40000800

08000c60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a30      	ldr	r2, [pc, #192]	; (8000d30 <HAL_TIM_Base_MspInit+0xd0>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d10c      	bne.n	8000c8c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c72:	4b30      	ldr	r3, [pc, #192]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	4a2f      	ldr	r2, [pc, #188]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000c78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c7c:	6193      	str	r3, [r2, #24]
 8000c7e:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000c8a:	e04c      	b.n	8000d26 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM2)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c94:	d114      	bne.n	8000cc0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c96:	4b27      	ldr	r3, [pc, #156]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	4a26      	ldr	r2, [pc, #152]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	61d3      	str	r3, [r2, #28]
 8000ca2:	4b24      	ldr	r3, [pc, #144]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000ca4:	69db      	ldr	r3, [r3, #28]
 8000ca6:	f003 0301 	and.w	r3, r3, #1
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	201c      	movs	r0, #28
 8000cb4:	f000 fa71 	bl	800119a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cb8:	201c      	movs	r0, #28
 8000cba:	f000 fa8a 	bl	80011d2 <HAL_NVIC_EnableIRQ>
}
 8000cbe:	e032      	b.n	8000d26 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM3)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a1c      	ldr	r2, [pc, #112]	; (8000d38 <HAL_TIM_Base_MspInit+0xd8>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d114      	bne.n	8000cf4 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cca:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a19      	ldr	r2, [pc, #100]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	61d3      	str	r3, [r2, #28]
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	201d      	movs	r0, #29
 8000ce8:	f000 fa57 	bl	800119a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cec:	201d      	movs	r0, #29
 8000cee:	f000 fa70 	bl	80011d2 <HAL_NVIC_EnableIRQ>
}
 8000cf2:	e018      	b.n	8000d26 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <HAL_TIM_Base_MspInit+0xdc>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d113      	bne.n	8000d26 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	4a0c      	ldr	r2, [pc, #48]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000d04:	f043 0304 	orr.w	r3, r3, #4
 8000d08:	61d3      	str	r3, [r2, #28]
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <HAL_TIM_Base_MspInit+0xd4>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2100      	movs	r1, #0
 8000d1a:	201e      	movs	r0, #30
 8000d1c:	f000 fa3d 	bl	800119a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000d20:	201e      	movs	r0, #30
 8000d22:	f000 fa56 	bl	80011d2 <HAL_NVIC_EnableIRQ>
}
 8000d26:	bf00      	nop
 8000d28:	3718      	adds	r7, #24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40012c00 	.word	0x40012c00
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40000400 	.word	0x40000400
 8000d3c:	40000800 	.word	0x40000800

08000d40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	; 0x30
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 0320 	add.w	r3, r7, #32
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a49      	ldr	r2, [pc, #292]	; (8000e80 <HAL_TIM_MspPostInit+0x140>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d119      	bne.n	8000d94 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d60:	4b48      	ldr	r3, [pc, #288]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a47      	ldr	r2, [pc, #284]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000d66:	f043 0304 	orr.w	r3, r3, #4
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b45      	ldr	r3, [pc, #276]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000d78:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2302      	movs	r3, #2
 8000d84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d86:	f107 0320 	add.w	r3, r7, #32
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	483e      	ldr	r0, [pc, #248]	; (8000e88 <HAL_TIM_MspPostInit+0x148>)
 8000d8e:	f000 fa3b 	bl	8001208 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000d92:	e071      	b.n	8000e78 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d9c:	d118      	bne.n	8000dd0 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	4b39      	ldr	r3, [pc, #228]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	4a38      	ldr	r2, [pc, #224]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000da4:	f043 0304 	orr.w	r3, r3, #4
 8000da8:	6193      	str	r3, [r2, #24]
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	f003 0304 	and.w	r3, r3, #4
 8000db2:	61bb      	str	r3, [r7, #24]
 8000db4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000db6:	230f      	movs	r3, #15
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 0320 	add.w	r3, r7, #32
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	482f      	ldr	r0, [pc, #188]	; (8000e88 <HAL_TIM_MspPostInit+0x148>)
 8000dca:	f000 fa1d 	bl	8001208 <HAL_GPIO_Init>
}
 8000dce:	e053      	b.n	8000e78 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM3)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a2d      	ldr	r2, [pc, #180]	; (8000e8c <HAL_TIM_MspPostInit+0x14c>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d130      	bne.n	8000e3c <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b2a      	ldr	r3, [pc, #168]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	4a29      	ldr	r2, [pc, #164]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000de0:	f043 0304 	orr.w	r3, r3, #4
 8000de4:	6193      	str	r3, [r2, #24]
 8000de6:	4b27      	ldr	r3, [pc, #156]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	f003 0304 	and.w	r3, r3, #4
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	4a23      	ldr	r2, [pc, #140]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000df8:	f043 0308 	orr.w	r3, r3, #8
 8000dfc:	6193      	str	r3, [r2, #24]
 8000dfe:	4b21      	ldr	r3, [pc, #132]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e0a:	23c0      	movs	r3, #192	; 0xc0
 8000e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2302      	movs	r3, #2
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f107 0320 	add.w	r3, r7, #32
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	481a      	ldr	r0, [pc, #104]	; (8000e88 <HAL_TIM_MspPostInit+0x148>)
 8000e1e:	f000 f9f3 	bl	8001208 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e22:	2303      	movs	r3, #3
 8000e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	2302      	movs	r3, #2
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2e:	f107 0320 	add.w	r3, r7, #32
 8000e32:	4619      	mov	r1, r3
 8000e34:	4816      	ldr	r0, [pc, #88]	; (8000e90 <HAL_TIM_MspPostInit+0x150>)
 8000e36:	f000 f9e7 	bl	8001208 <HAL_GPIO_Init>
}
 8000e3a:	e01d      	b.n	8000e78 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM4)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a14      	ldr	r2, [pc, #80]	; (8000e94 <HAL_TIM_MspPostInit+0x154>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d118      	bne.n	8000e78 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e46:	4b0f      	ldr	r3, [pc, #60]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	4a0e      	ldr	r2, [pc, #56]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000e4c:	f043 0308 	orr.w	r3, r3, #8
 8000e50:	6193      	str	r3, [r2, #24]
 8000e52:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <HAL_TIM_MspPostInit+0x144>)
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000e5e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e64:	2302      	movs	r3, #2
 8000e66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6c:	f107 0320 	add.w	r3, r7, #32
 8000e70:	4619      	mov	r1, r3
 8000e72:	4807      	ldr	r0, [pc, #28]	; (8000e90 <HAL_TIM_MspPostInit+0x150>)
 8000e74:	f000 f9c8 	bl	8001208 <HAL_GPIO_Init>
}
 8000e78:	bf00      	nop
 8000e7a:	3730      	adds	r7, #48	; 0x30
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40012c00 	.word	0x40012c00
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010800 	.word	0x40010800
 8000e8c:	40000400 	.word	0x40000400
 8000e90:	40010c00 	.word	0x40010c00
 8000e94:	40000800 	.word	0x40000800

08000e98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e9a:	e003      	b.n	8000ea4 <LoopCopyDataInit>

08000e9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000e9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ea0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000ea2:	3104      	adds	r1, #4

08000ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ea4:	480a      	ldr	r0, [pc, #40]	; (8000ed0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000ea8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000eaa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000eac:	d3f6      	bcc.n	8000e9c <CopyDataInit>
  ldr r2, =_sbss
 8000eae:	4a0a      	ldr	r2, [pc, #40]	; (8000ed8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000eb0:	e002      	b.n	8000eb8 <LoopFillZerobss>

08000eb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000eb4:	f842 3b04 	str.w	r3, [r2], #4

08000eb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000eba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000ebc:	d3f9      	bcc.n	8000eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ebe:	f7ff fc1d 	bl	80006fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ec2:	f006 f84d 	bl	8006f60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ec6:	f7ff fa07 	bl	80002d8 <main>
  bx lr
 8000eca:	4770      	bx	lr
  ldr r3, =_sidata
 8000ecc:	0800705c 	.word	0x0800705c
  ldr r0, =_sdata
 8000ed0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ed4:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 8000ed8:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 8000edc:	200014c4 	.word	0x200014c4

08000ee0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ee0:	e7fe      	b.n	8000ee0 <ADC1_2_IRQHandler>
	...

08000ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <HAL_Init+0x28>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a07      	ldr	r2, [pc, #28]	; (8000f0c <HAL_Init+0x28>)
 8000eee:	f043 0310 	orr.w	r3, r3, #16
 8000ef2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef4:	2003      	movs	r0, #3
 8000ef6:	f000 f945 	bl	8001184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 f808 	bl	8000f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f00:	f7ff fb78 	bl	80005f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40022000 	.word	0x40022000

08000f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_InitTick+0x54>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <HAL_InitTick+0x58>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	4619      	mov	r1, r3
 8000f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 f95d 	bl	80011ee <HAL_SYSTICK_Config>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e00e      	b.n	8000f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b0f      	cmp	r3, #15
 8000f42:	d80a      	bhi.n	8000f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f44:	2200      	movs	r2, #0
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f4c:	f000 f925 	bl	800119a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f50:	4a06      	ldr	r2, [pc, #24]	; (8000f6c <HAL_InitTick+0x5c>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f56:	2300      	movs	r3, #0
 8000f58:	e000      	b.n	8000f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000008 	.word	0x20000008
 8000f6c:	20000004 	.word	0x20000004

08000f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f74:	4b05      	ldr	r3, [pc, #20]	; (8000f8c <HAL_IncTick+0x1c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <HAL_IncTick+0x20>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4413      	add	r3, r2
 8000f80:	4a03      	ldr	r2, [pc, #12]	; (8000f90 <HAL_IncTick+0x20>)
 8000f82:	6013      	str	r3, [r2, #0]
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	200005c0 	.word	0x200005c0

08000f94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b02      	ldr	r3, [pc, #8]	; (8000fa4 <HAL_GetTick+0x10>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	200005c0 	.word	0x200005c0

08000fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb0:	f7ff fff0 	bl	8000f94 <HAL_GetTick>
 8000fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fc0:	d005      	beq.n	8000fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc2:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <HAL_Delay+0x40>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fce:	bf00      	nop
 8000fd0:	f7ff ffe0 	bl	8000f94 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d8f7      	bhi.n	8000fd0 <HAL_Delay+0x28>
  {
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000008 	.word	0x20000008

08000fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001008:	4013      	ands	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800101c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101e:	4a04      	ldr	r2, [pc, #16]	; (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	60d3      	str	r3, [r2, #12]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001038:	4b04      	ldr	r3, [pc, #16]	; (800104c <__NVIC_GetPriorityGrouping+0x18>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	f003 0307 	and.w	r3, r3, #7
}
 8001042:	4618      	mov	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	db0b      	blt.n	800107a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 021f 	and.w	r2, r3, #31
 8001068:	4906      	ldr	r1, [pc, #24]	; (8001084 <__NVIC_EnableIRQ+0x34>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	2001      	movs	r0, #1
 8001072:	fa00 f202 	lsl.w	r2, r0, r2
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr
 8001084:	e000e100 	.word	0xe000e100

08001088 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	6039      	str	r1, [r7, #0]
 8001092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db0a      	blt.n	80010b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	490c      	ldr	r1, [pc, #48]	; (80010d4 <__NVIC_SetPriority+0x4c>)
 80010a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a6:	0112      	lsls	r2, r2, #4
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	440b      	add	r3, r1
 80010ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b0:	e00a      	b.n	80010c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4908      	ldr	r1, [pc, #32]	; (80010d8 <__NVIC_SetPriority+0x50>)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	f003 030f 	and.w	r3, r3, #15
 80010be:	3b04      	subs	r3, #4
 80010c0:	0112      	lsls	r2, r2, #4
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	440b      	add	r3, r1
 80010c6:	761a      	strb	r2, [r3, #24]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000e100 	.word	0xe000e100
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010dc:	b480      	push	{r7}
 80010de:	b089      	sub	sp, #36	; 0x24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f1c3 0307 	rsb	r3, r3, #7
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	bf28      	it	cs
 80010fa:	2304      	movcs	r3, #4
 80010fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	3304      	adds	r3, #4
 8001102:	2b06      	cmp	r3, #6
 8001104:	d902      	bls.n	800110c <NVIC_EncodePriority+0x30>
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	3b03      	subs	r3, #3
 800110a:	e000      	b.n	800110e <NVIC_EncodePriority+0x32>
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	43da      	mvns	r2, r3
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	401a      	ands	r2, r3
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	43d9      	mvns	r1, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	4313      	orrs	r3, r2
         );
}
 8001136:	4618      	mov	r0, r3
 8001138:	3724      	adds	r7, #36	; 0x24
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001150:	d301      	bcc.n	8001156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001152:	2301      	movs	r3, #1
 8001154:	e00f      	b.n	8001176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001156:	4a0a      	ldr	r2, [pc, #40]	; (8001180 <SysTick_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115e:	210f      	movs	r1, #15
 8001160:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001164:	f7ff ff90 	bl	8001088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <SysTick_Config+0x40>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116e:	4b04      	ldr	r3, [pc, #16]	; (8001180 <SysTick_Config+0x40>)
 8001170:	2207      	movs	r2, #7
 8001172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff2d 	bl	8000fec <__NVIC_SetPriorityGrouping>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4603      	mov	r3, r0
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
 80011a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ac:	f7ff ff42 	bl	8001034 <__NVIC_GetPriorityGrouping>
 80011b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	6978      	ldr	r0, [r7, #20]
 80011b8:	f7ff ff90 	bl	80010dc <NVIC_EncodePriority>
 80011bc:	4602      	mov	r2, r0
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff5f 	bl	8001088 <__NVIC_SetPriority>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	4603      	mov	r3, r0
 80011da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff35 	bl	8001050 <__NVIC_EnableIRQ>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffa2 	bl	8001140 <SysTick_Config>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001208:	b480      	push	{r7}
 800120a:	b08b      	sub	sp, #44	; 0x2c
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001212:	2300      	movs	r3, #0
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121a:	e127      	b.n	800146c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800121c:	2201      	movs	r2, #1
 800121e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	69fa      	ldr	r2, [r7, #28]
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	429a      	cmp	r2, r3
 8001236:	f040 8116 	bne.w	8001466 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b12      	cmp	r3, #18
 8001240:	d034      	beq.n	80012ac <HAL_GPIO_Init+0xa4>
 8001242:	2b12      	cmp	r3, #18
 8001244:	d80d      	bhi.n	8001262 <HAL_GPIO_Init+0x5a>
 8001246:	2b02      	cmp	r3, #2
 8001248:	d02b      	beq.n	80012a2 <HAL_GPIO_Init+0x9a>
 800124a:	2b02      	cmp	r3, #2
 800124c:	d804      	bhi.n	8001258 <HAL_GPIO_Init+0x50>
 800124e:	2b00      	cmp	r3, #0
 8001250:	d031      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
 8001252:	2b01      	cmp	r3, #1
 8001254:	d01c      	beq.n	8001290 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001256:	e048      	b.n	80012ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001258:	2b03      	cmp	r3, #3
 800125a:	d043      	beq.n	80012e4 <HAL_GPIO_Init+0xdc>
 800125c:	2b11      	cmp	r3, #17
 800125e:	d01b      	beq.n	8001298 <HAL_GPIO_Init+0x90>
          break;
 8001260:	e043      	b.n	80012ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001262:	4a89      	ldr	r2, [pc, #548]	; (8001488 <HAL_GPIO_Init+0x280>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d026      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
 8001268:	4a87      	ldr	r2, [pc, #540]	; (8001488 <HAL_GPIO_Init+0x280>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d806      	bhi.n	800127c <HAL_GPIO_Init+0x74>
 800126e:	4a87      	ldr	r2, [pc, #540]	; (800148c <HAL_GPIO_Init+0x284>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d020      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
 8001274:	4a86      	ldr	r2, [pc, #536]	; (8001490 <HAL_GPIO_Init+0x288>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d01d      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
          break;
 800127a:	e036      	b.n	80012ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800127c:	4a85      	ldr	r2, [pc, #532]	; (8001494 <HAL_GPIO_Init+0x28c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d019      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
 8001282:	4a85      	ldr	r2, [pc, #532]	; (8001498 <HAL_GPIO_Init+0x290>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d016      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
 8001288:	4a84      	ldr	r2, [pc, #528]	; (800149c <HAL_GPIO_Init+0x294>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d013      	beq.n	80012b6 <HAL_GPIO_Init+0xae>
          break;
 800128e:	e02c      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	623b      	str	r3, [r7, #32]
          break;
 8001296:	e028      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	3304      	adds	r3, #4
 800129e:	623b      	str	r3, [r7, #32]
          break;
 80012a0:	e023      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	3308      	adds	r3, #8
 80012a8:	623b      	str	r3, [r7, #32]
          break;
 80012aa:	e01e      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	330c      	adds	r3, #12
 80012b2:	623b      	str	r3, [r7, #32]
          break;
 80012b4:	e019      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d102      	bne.n	80012c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012be:	2304      	movs	r3, #4
 80012c0:	623b      	str	r3, [r7, #32]
          break;
 80012c2:	e012      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d105      	bne.n	80012d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012cc:	2308      	movs	r3, #8
 80012ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69fa      	ldr	r2, [r7, #28]
 80012d4:	611a      	str	r2, [r3, #16]
          break;
 80012d6:	e008      	b.n	80012ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012d8:	2308      	movs	r3, #8
 80012da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	69fa      	ldr	r2, [r7, #28]
 80012e0:	615a      	str	r2, [r3, #20]
          break;
 80012e2:	e002      	b.n	80012ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
          break;
 80012e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	2bff      	cmp	r3, #255	; 0xff
 80012ee:	d801      	bhi.n	80012f4 <HAL_GPIO_Init+0xec>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	e001      	b.n	80012f8 <HAL_GPIO_Init+0xf0>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3304      	adds	r3, #4
 80012f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	2bff      	cmp	r3, #255	; 0xff
 80012fe:	d802      	bhi.n	8001306 <HAL_GPIO_Init+0xfe>
 8001300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	e002      	b.n	800130c <HAL_GPIO_Init+0x104>
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	3b08      	subs	r3, #8
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	210f      	movs	r1, #15
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	401a      	ands	r2, r3
 800131e:	6a39      	ldr	r1, [r7, #32]
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	fa01 f303 	lsl.w	r3, r1, r3
 8001326:	431a      	orrs	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	f000 8096 	beq.w	8001466 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800133a:	4b59      	ldr	r3, [pc, #356]	; (80014a0 <HAL_GPIO_Init+0x298>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	4a58      	ldr	r2, [pc, #352]	; (80014a0 <HAL_GPIO_Init+0x298>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6193      	str	r3, [r2, #24]
 8001346:	4b56      	ldr	r3, [pc, #344]	; (80014a0 <HAL_GPIO_Init+0x298>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001352:	4a54      	ldr	r2, [pc, #336]	; (80014a4 <HAL_GPIO_Init+0x29c>)
 8001354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001356:	089b      	lsrs	r3, r3, #2
 8001358:	3302      	adds	r3, #2
 800135a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800135e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	f003 0303 	and.w	r3, r3, #3
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	220f      	movs	r2, #15
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43db      	mvns	r3, r3
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4013      	ands	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a4b      	ldr	r2, [pc, #300]	; (80014a8 <HAL_GPIO_Init+0x2a0>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d013      	beq.n	80013a6 <HAL_GPIO_Init+0x19e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a4a      	ldr	r2, [pc, #296]	; (80014ac <HAL_GPIO_Init+0x2a4>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d00d      	beq.n	80013a2 <HAL_GPIO_Init+0x19a>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a49      	ldr	r2, [pc, #292]	; (80014b0 <HAL_GPIO_Init+0x2a8>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d007      	beq.n	800139e <HAL_GPIO_Init+0x196>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a48      	ldr	r2, [pc, #288]	; (80014b4 <HAL_GPIO_Init+0x2ac>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d101      	bne.n	800139a <HAL_GPIO_Init+0x192>
 8001396:	2303      	movs	r3, #3
 8001398:	e006      	b.n	80013a8 <HAL_GPIO_Init+0x1a0>
 800139a:	2304      	movs	r3, #4
 800139c:	e004      	b.n	80013a8 <HAL_GPIO_Init+0x1a0>
 800139e:	2302      	movs	r3, #2
 80013a0:	e002      	b.n	80013a8 <HAL_GPIO_Init+0x1a0>
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <HAL_GPIO_Init+0x1a0>
 80013a6:	2300      	movs	r3, #0
 80013a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013aa:	f002 0203 	and.w	r2, r2, #3
 80013ae:	0092      	lsls	r2, r2, #2
 80013b0:	4093      	lsls	r3, r2
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013b8:	493a      	ldr	r1, [pc, #232]	; (80014a4 <HAL_GPIO_Init+0x29c>)
 80013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013bc:	089b      	lsrs	r3, r3, #2
 80013be:	3302      	adds	r3, #2
 80013c0:	68fa      	ldr	r2, [r7, #12]
 80013c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d006      	beq.n	80013e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013d2:	4b39      	ldr	r3, [pc, #228]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4938      	ldr	r1, [pc, #224]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]
 80013de:	e006      	b.n	80013ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013e0:	4b35      	ldr	r3, [pc, #212]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	4933      	ldr	r1, [pc, #204]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013fa:	4b2f      	ldr	r3, [pc, #188]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	492e      	ldr	r1, [pc, #184]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	4313      	orrs	r3, r2
 8001404:	604b      	str	r3, [r1, #4]
 8001406:	e006      	b.n	8001416 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001408:	4b2b      	ldr	r3, [pc, #172]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	43db      	mvns	r3, r3
 8001410:	4929      	ldr	r1, [pc, #164]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001412:	4013      	ands	r3, r2
 8001414:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d006      	beq.n	8001430 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001422:	4b25      	ldr	r3, [pc, #148]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	4924      	ldr	r1, [pc, #144]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	608b      	str	r3, [r1, #8]
 800142e:	e006      	b.n	800143e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	43db      	mvns	r3, r3
 8001438:	491f      	ldr	r1, [pc, #124]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 800143a:	4013      	ands	r3, r2
 800143c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d006      	beq.n	8001458 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800144a:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 800144c:	68da      	ldr	r2, [r3, #12]
 800144e:	491a      	ldr	r1, [pc, #104]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	4313      	orrs	r3, r2
 8001454:	60cb      	str	r3, [r1, #12]
 8001456:	e006      	b.n	8001466 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	43db      	mvns	r3, r3
 8001460:	4915      	ldr	r1, [pc, #84]	; (80014b8 <HAL_GPIO_Init+0x2b0>)
 8001462:	4013      	ands	r3, r2
 8001464:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001468:	3301      	adds	r3, #1
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001472:	fa22 f303 	lsr.w	r3, r2, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	f47f aed0 	bne.w	800121c <HAL_GPIO_Init+0x14>
  }
}
 800147c:	bf00      	nop
 800147e:	372c      	adds	r7, #44	; 0x2c
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	10210000 	.word	0x10210000
 800148c:	10110000 	.word	0x10110000
 8001490:	10120000 	.word	0x10120000
 8001494:	10310000 	.word	0x10310000
 8001498:	10320000 	.word	0x10320000
 800149c:	10220000 	.word	0x10220000
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40010000 	.word	0x40010000
 80014a8:	40010800 	.word	0x40010800
 80014ac:	40010c00 	.word	0x40010c00
 80014b0:	40011000 	.word	0x40011000
 80014b4:	40011400 	.word	0x40011400
 80014b8:	40010400 	.word	0x40010400

080014bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	807b      	strh	r3, [r7, #2]
 80014c8:	4613      	mov	r3, r2
 80014ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014cc:	787b      	ldrb	r3, [r7, #1]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014d2:	887a      	ldrh	r2, [r7, #2]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014d8:	e003      	b.n	80014e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014da:	887b      	ldrh	r3, [r7, #2]
 80014dc:	041a      	lsls	r2, r3, #16
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	611a      	str	r2, [r3, #16]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e10f      	b.n	800171e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d106      	bne.n	8001518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7fe fea0 	bl	8000258 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f022 0201 	bic.w	r2, r2, #1
 800152e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001530:	f001 fbbc 	bl	8002cac <HAL_RCC_GetPCLK1Freq>
 8001534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	4a7b      	ldr	r2, [pc, #492]	; (8001728 <HAL_I2C_Init+0x23c>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d807      	bhi.n	8001550 <HAL_I2C_Init+0x64>
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4a7a      	ldr	r2, [pc, #488]	; (800172c <HAL_I2C_Init+0x240>)
 8001544:	4293      	cmp	r3, r2
 8001546:	bf94      	ite	ls
 8001548:	2301      	movls	r3, #1
 800154a:	2300      	movhi	r3, #0
 800154c:	b2db      	uxtb	r3, r3
 800154e:	e006      	b.n	800155e <HAL_I2C_Init+0x72>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4a77      	ldr	r2, [pc, #476]	; (8001730 <HAL_I2C_Init+0x244>)
 8001554:	4293      	cmp	r3, r2
 8001556:	bf94      	ite	ls
 8001558:	2301      	movls	r3, #1
 800155a:	2300      	movhi	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e0db      	b.n	800171e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4a72      	ldr	r2, [pc, #456]	; (8001734 <HAL_I2C_Init+0x248>)
 800156a:	fba2 2303 	umull	r2, r3, r2, r3
 800156e:	0c9b      	lsrs	r3, r3, #18
 8001570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	68ba      	ldr	r2, [r7, #8]
 8001582:	430a      	orrs	r2, r1
 8001584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	4a64      	ldr	r2, [pc, #400]	; (8001728 <HAL_I2C_Init+0x23c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d802      	bhi.n	80015a0 <HAL_I2C_Init+0xb4>
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	3301      	adds	r3, #1
 800159e:	e009      	b.n	80015b4 <HAL_I2C_Init+0xc8>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
 80015aa:	4a63      	ldr	r2, [pc, #396]	; (8001738 <HAL_I2C_Init+0x24c>)
 80015ac:	fba2 2303 	umull	r2, r3, r2, r3
 80015b0:	099b      	lsrs	r3, r3, #6
 80015b2:	3301      	adds	r3, #1
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	430b      	orrs	r3, r1
 80015ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80015c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4956      	ldr	r1, [pc, #344]	; (8001728 <HAL_I2C_Init+0x23c>)
 80015d0:	428b      	cmp	r3, r1
 80015d2:	d80d      	bhi.n	80015f0 <HAL_I2C_Init+0x104>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	1e59      	subs	r1, r3, #1
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	fbb1 f3f3 	udiv	r3, r1, r3
 80015e2:	3301      	adds	r3, #1
 80015e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	bf38      	it	cc
 80015ec:	2304      	movcc	r3, #4
 80015ee:	e04f      	b.n	8001690 <HAL_I2C_Init+0x1a4>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d111      	bne.n	800161c <HAL_I2C_Init+0x130>
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	1e58      	subs	r0, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6859      	ldr	r1, [r3, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	440b      	add	r3, r1
 8001606:	fbb0 f3f3 	udiv	r3, r0, r3
 800160a:	3301      	adds	r3, #1
 800160c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001610:	2b00      	cmp	r3, #0
 8001612:	bf0c      	ite	eq
 8001614:	2301      	moveq	r3, #1
 8001616:	2300      	movne	r3, #0
 8001618:	b2db      	uxtb	r3, r3
 800161a:	e012      	b.n	8001642 <HAL_I2C_Init+0x156>
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	1e58      	subs	r0, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6859      	ldr	r1, [r3, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	440b      	add	r3, r1
 800162a:	0099      	lsls	r1, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001632:	3301      	adds	r3, #1
 8001634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001638:	2b00      	cmp	r3, #0
 800163a:	bf0c      	ite	eq
 800163c:	2301      	moveq	r3, #1
 800163e:	2300      	movne	r3, #0
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <HAL_I2C_Init+0x15e>
 8001646:	2301      	movs	r3, #1
 8001648:	e022      	b.n	8001690 <HAL_I2C_Init+0x1a4>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10e      	bne.n	8001670 <HAL_I2C_Init+0x184>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	1e58      	subs	r0, r3, #1
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6859      	ldr	r1, [r3, #4]
 800165a:	460b      	mov	r3, r1
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	440b      	add	r3, r1
 8001660:	fbb0 f3f3 	udiv	r3, r0, r3
 8001664:	3301      	adds	r3, #1
 8001666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800166a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800166e:	e00f      	b.n	8001690 <HAL_I2C_Init+0x1a4>
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	1e58      	subs	r0, r3, #1
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6859      	ldr	r1, [r3, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	0099      	lsls	r1, r3, #2
 8001680:	440b      	add	r3, r1
 8001682:	fbb0 f3f3 	udiv	r3, r0, r3
 8001686:	3301      	adds	r3, #1
 8001688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800168c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001690:	6879      	ldr	r1, [r7, #4]
 8001692:	6809      	ldr	r1, [r1, #0]
 8001694:	4313      	orrs	r3, r2
 8001696:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80016be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6911      	ldr	r1, [r2, #16]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	68d2      	ldr	r2, [r2, #12]
 80016ca:	4311      	orrs	r1, r2
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6812      	ldr	r2, [r2, #0]
 80016d0:	430b      	orrs	r3, r1
 80016d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0201 	orr.w	r2, r2, #1
 80016fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2220      	movs	r2, #32
 800170a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	000186a0 	.word	0x000186a0
 800172c:	001e847f 	.word	0x001e847f
 8001730:	003d08ff 	.word	0x003d08ff
 8001734:	431bde83 	.word	0x431bde83
 8001738:	10624dd3 	.word	0x10624dd3

0800173c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800173c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800173e:	b08b      	sub	sp, #44	; 0x2c
 8001740:	af06      	add	r7, sp, #24
 8001742:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e0d3      	b.n	80018f6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d106      	bne.n	8001768 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f005 f95e 	bl	8006a24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2203      	movs	r2, #3
 800176c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f002 fad5 	bl	8003d24 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	603b      	str	r3, [r7, #0]
 8001780:	687e      	ldr	r6, [r7, #4]
 8001782:	466d      	mov	r5, sp
 8001784:	f106 0410 	add.w	r4, r6, #16
 8001788:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800178a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800178c:	6823      	ldr	r3, [r4, #0]
 800178e:	602b      	str	r3, [r5, #0]
 8001790:	1d33      	adds	r3, r6, #4
 8001792:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001794:	6838      	ldr	r0, [r7, #0]
 8001796:	f002 fa9e 	bl	8003cd6 <USB_CoreInit>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2202      	movs	r2, #2
 80017a4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0a4      	b.n	80018f6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2100      	movs	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f002 fad2 	bl	8003d5c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]
 80017bc:	e035      	b.n	800182a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	015b      	lsls	r3, r3, #5
 80017c4:	4413      	add	r3, r2
 80017c6:	3329      	adds	r3, #41	; 0x29
 80017c8:	2201      	movs	r2, #1
 80017ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	015b      	lsls	r3, r3, #5
 80017d2:	4413      	add	r3, r2
 80017d4:	3328      	adds	r3, #40	; 0x28
 80017d6:	7bfa      	ldrb	r2, [r7, #15]
 80017d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	7bfa      	ldrb	r2, [r7, #15]
 80017de:	b291      	uxth	r1, r2
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	015b      	lsls	r3, r3, #5
 80017e4:	4413      	add	r3, r2
 80017e6:	3336      	adds	r3, #54	; 0x36
 80017e8:	460a      	mov	r2, r1
 80017ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	015b      	lsls	r3, r3, #5
 80017f2:	4413      	add	r3, r2
 80017f4:	332b      	adds	r3, #43	; 0x2b
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	015b      	lsls	r3, r3, #5
 8001800:	4413      	add	r3, r2
 8001802:	3338      	adds	r3, #56	; 0x38
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	015b      	lsls	r3, r3, #5
 800180e:	4413      	add	r3, r2
 8001810:	333c      	adds	r3, #60	; 0x3c
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	3302      	adds	r3, #2
 800181c:	015b      	lsls	r3, r3, #5
 800181e:	4413      	add	r3, r2
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	3301      	adds	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]
 800182a:	7bfa      	ldrb	r2, [r7, #15]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	429a      	cmp	r2, r3
 8001832:	d3c4      	bcc.n	80017be <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001834:	2300      	movs	r3, #0
 8001836:	73fb      	strb	r3, [r7, #15]
 8001838:	e031      	b.n	800189e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	015b      	lsls	r3, r3, #5
 8001840:	4413      	add	r3, r2
 8001842:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	015b      	lsls	r3, r3, #5
 8001850:	4413      	add	r3, r2
 8001852:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	015b      	lsls	r3, r3, #5
 8001860:	4413      	add	r3, r2
 8001862:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	015b      	lsls	r3, r3, #5
 8001870:	4413      	add	r3, r2
 8001872:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	015b      	lsls	r3, r3, #5
 8001880:	4413      	add	r3, r2
 8001882:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	330a      	adds	r3, #10
 8001890:	015b      	lsls	r3, r3, #5
 8001892:	4413      	add	r3, r2
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	3301      	adds	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	7bfa      	ldrb	r2, [r7, #15]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d3c8      	bcc.n	800183a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	687e      	ldr	r6, [r7, #4]
 80018b0:	466d      	mov	r5, sp
 80018b2:	f106 0410 	add.w	r4, r6, #16
 80018b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	602b      	str	r3, [r5, #0]
 80018be:	1d33      	adds	r3, r6, #4
 80018c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c2:	6838      	ldr	r0, [r7, #0]
 80018c4:	f002 fa56 	bl	8003d74 <USB_DevInit>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d005      	beq.n	80018da <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2202      	movs	r2, #2
 80018d2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e00d      	b.n	80018f6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f003 fa93 	bl	8004e1a <USB_DevDisconnect>

  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3714      	adds	r7, #20
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018fe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800190c:	2b01      	cmp	r3, #1
 800190e:	d101      	bne.n	8001914 <HAL_PCD_Start+0x16>
 8001910:	2302      	movs	r3, #2
 8001912:	e016      	b.n	8001942 <HAL_PCD_Start+0x44>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800191c:	2101      	movs	r1, #1
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f005 fae7 	bl	8006ef2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fa6c 	bl	8004e06 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f002 f9df 	bl	8003cf6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f003 fa69 	bl	8004e2e <USB_ReadInterrupts>
 800195c:	4603      	mov	r3, r0
 800195e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001966:	d102      	bne.n	800196e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 faf3 	bl	8001f54 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f003 fa5b 	bl	8004e2e <USB_ReadInterrupts>
 8001978:	4603      	mov	r3, r0
 800197a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001982:	d112      	bne.n	80019aa <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800198c:	b29a      	uxth	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001996:	b292      	uxth	r2, r2
 8001998:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f005 f8b6 	bl	8006b0e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80019a2:	2100      	movs	r1, #0
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f8de 	bl	8001b66 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 fa3d 	bl	8004e2e <USB_ReadInterrupts>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80019be:	d10b      	bne.n	80019d8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80019d2:	b292      	uxth	r2, r2
 80019d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f003 fa26 	bl	8004e2e <USB_ReadInterrupts>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019ec:	d10b      	bne.n	8001a06 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a00:	b292      	uxth	r2, r2
 8001a02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f003 fa0f 	bl	8004e2e <USB_ReadInterrupts>
 8001a10:	4603      	mov	r3, r0
 8001a12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a1a:	d126      	bne.n	8001a6a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0204 	bic.w	r2, r2, #4
 8001a2e:	b292      	uxth	r2, r2
 8001a30:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f022 0208 	bic.w	r2, r2, #8
 8001a46:	b292      	uxth	r2, r2
 8001a48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f005 f897 	bl	8006b80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001a64:	b292      	uxth	r2, r2
 8001a66:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 f9dd 	bl	8004e2e <USB_ReadInterrupts>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a7e:	d13d      	bne.n	8001afc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f042 0208 	orr.w	r2, r2, #8
 8001a92:	b292      	uxth	r2, r2
 8001a94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001aaa:	b292      	uxth	r2, r2
 8001aac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0204 	orr.w	r2, r2, #4
 8001ac2:	b292      	uxth	r2, r2
 8001ac4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 f9ae 	bl	8004e2e <USB_ReadInterrupts>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001adc:	d10b      	bne.n	8001af6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001af0:	b292      	uxth	r2, r2
 8001af2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f005 f828 	bl	8006b4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f003 f994 	bl	8004e2e <USB_ReadInterrupts>
 8001b06:	4603      	mov	r3, r0
 8001b08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b10:	d10e      	bne.n	8001b30 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b24:	b292      	uxth	r2, r2
 8001b26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f004 ffe1 	bl	8006af2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 f97a 	bl	8004e2e <USB_ReadInterrupts>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b44:	d10b      	bne.n	8001b5e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b58:	b292      	uxth	r2, r2
 8001b5a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_PCD_SetAddress+0x1a>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e013      	b.n	8001ba8 <HAL_PCD_SetAddress+0x42>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	78fa      	ldrb	r2, [r7, #3]
 8001b8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f003 f921 	bl	8004de0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4611      	mov	r1, r2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	70fb      	strb	r3, [r7, #3]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	803b      	strh	r3, [r7, #0]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001bce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da0b      	bge.n	8001bee <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bd6:	78fb      	ldrb	r3, [r7, #3]
 8001bd8:	f003 0307 	and.w	r3, r3, #7
 8001bdc:	015b      	lsls	r3, r3, #5
 8001bde:	3328      	adds	r3, #40	; 0x28
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	4413      	add	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2201      	movs	r2, #1
 8001bea:	705a      	strb	r2, [r3, #1]
 8001bec:	e00b      	b.n	8001c06 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bee:	78fb      	ldrb	r3, [r7, #3]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	015b      	lsls	r3, r3, #5
 8001bf6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2200      	movs	r2, #0
 8001c04:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001c12:	883a      	ldrh	r2, [r7, #0]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	78ba      	ldrb	r2, [r7, #2]
 8001c1c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	785b      	ldrb	r3, [r3, #1]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d004      	beq.n	8001c30 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c30:	78bb      	ldrb	r3, [r7, #2]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d102      	bne.n	8001c3c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d101      	bne.n	8001c4a <HAL_PCD_EP_Open+0x9a>
 8001c46:	2302      	movs	r3, #2
 8001c48:	e00e      	b.n	8001c68 <HAL_PCD_EP_Open+0xb8>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68f9      	ldr	r1, [r7, #12]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f002 f8af 	bl	8003dbc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001c66:	7afb      	ldrb	r3, [r7, #11]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	da0b      	bge.n	8001c9c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c84:	78fb      	ldrb	r3, [r7, #3]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	015b      	lsls	r3, r3, #5
 8001c8c:	3328      	adds	r3, #40	; 0x28
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2201      	movs	r2, #1
 8001c98:	705a      	strb	r2, [r3, #1]
 8001c9a:	e00b      	b.n	8001cb4 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	015b      	lsls	r3, r3, #5
 8001ca4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	4413      	add	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001cb4:	78fb      	ldrb	r3, [r7, #3]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d101      	bne.n	8001cce <HAL_PCD_EP_Close+0x5e>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e00e      	b.n	8001cec <HAL_PCD_EP_Close+0x7c>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68f9      	ldr	r1, [r7, #12]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f002 fb5b 	bl	8004398 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	460b      	mov	r3, r1
 8001d02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d04:	7afb      	ldrb	r3, [r7, #11]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	015b      	lsls	r3, r3, #5
 8001d0c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4413      	add	r3, r2
 8001d14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2200      	movs	r2, #0
 8001d26:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d2e:	7afb      	ldrb	r3, [r7, #11]
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d3a:	7afb      	ldrb	r3, [r7, #11]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d106      	bne.n	8001d52 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6979      	ldr	r1, [r7, #20]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 fcba 	bl	80046c4 <USB_EPStartXfer>
 8001d50:	e005      	b.n	8001d5e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	6979      	ldr	r1, [r7, #20]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f002 fcb3 	bl	80046c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3718      	adds	r7, #24
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	330a      	adds	r3, #10
 8001d7e:	015b      	lsls	r3, r3, #5
 8001d80:	4413      	add	r3, r2
 8001d82:	3304      	adds	r3, #4
 8001d84:	681b      	ldr	r3, [r3, #0]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr

08001d90 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001da0:	7afb      	ldrb	r3, [r7, #11]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	015b      	lsls	r3, r3, #5
 8001da8:	3328      	adds	r3, #40	; 0x28
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	4413      	add	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dc8:	7afb      	ldrb	r3, [r7, #11]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001dd4:	7afb      	ldrb	r3, [r7, #11]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d106      	bne.n	8001dec <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6979      	ldr	r1, [r7, #20]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f002 fc6d 	bl	80046c4 <USB_EPStartXfer>
 8001dea:	e005      	b.n	8001df8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6979      	ldr	r1, [r7, #20]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 fc66 	bl	80046c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	f003 0207 	and.w	r2, r3, #7
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d901      	bls.n	8001e20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e046      	b.n	8001eae <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	da0b      	bge.n	8001e40 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	015b      	lsls	r3, r3, #5
 8001e30:	3328      	adds	r3, #40	; 0x28
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	705a      	strb	r2, [r3, #1]
 8001e3e:	e009      	b.n	8001e54 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	015b      	lsls	r3, r3, #5
 8001e44:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2201      	movs	r2, #1
 8001e58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e5a:	78fb      	ldrb	r3, [r7, #3]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_PCD_EP_SetStall+0x72>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e01c      	b.n	8001eae <HAL_PCD_EP_SetStall+0xac>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68f9      	ldr	r1, [r7, #12]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f002 fed6 	bl	8004c34 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e88:	78fb      	ldrb	r3, [r7, #3]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d108      	bne.n	8001ea4 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	f002 ffd4 	bl	8004e4c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ec2:	78fb      	ldrb	r3, [r7, #3]
 8001ec4:	f003 020f 	and.w	r2, r3, #15
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d901      	bls.n	8001ed4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e03a      	b.n	8001f4a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ed4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	da0b      	bge.n	8001ef4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001edc:	78fb      	ldrb	r3, [r7, #3]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	015b      	lsls	r3, r3, #5
 8001ee4:	3328      	adds	r3, #40	; 0x28
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	705a      	strb	r2, [r3, #1]
 8001ef2:	e00b      	b.n	8001f0c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	015b      	lsls	r3, r3, #5
 8001efc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	4413      	add	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f12:	78fb      	ldrb	r3, [r7, #3]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_PCD_EP_ClrStall+0x76>
 8001f28:	2302      	movs	r3, #2
 8001f2a:	e00e      	b.n	8001f4a <HAL_PCD_EP_ClrStall+0x94>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68f9      	ldr	r1, [r7, #12]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f002 febc 	bl	8004cb8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b089      	sub	sp, #36	; 0x24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001f5c:	e282      	b.n	8002464 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f66:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001f68:	8afb      	ldrh	r3, [r7, #22]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001f72:	7d7b      	ldrb	r3, [r7, #21]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f040 8142 	bne.w	80021fe <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f7a:	8afb      	ldrh	r3, [r7, #22]
 8001f7c:	f003 0310 	and.w	r3, r3, #16
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d151      	bne.n	8002028 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f94:	b29c      	uxth	r4, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3328      	adds	r3, #40	; 0x28
 8001faa:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	4413      	add	r3, r2
 8001fca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	441a      	add	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f004 fd6b 	bl	8006ac4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 8234 	beq.w	8002464 <PCD_EP_ISR_Handler+0x510>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	2b00      	cmp	r3, #0
 8002002:	f040 822f 	bne.w	8002464 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800200c:	b2db      	uxtb	r3, r3
 800200e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002012:	b2da      	uxtb	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	b292      	uxth	r2, r2
 800201a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002026:	e21d      	b.n	8002464 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800202e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002038:	8a7b      	ldrh	r3, [r7, #18]
 800203a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800203e:	2b00      	cmp	r3, #0
 8002040:	d033      	beq.n	80020aa <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800204a:	b29b      	uxth	r3, r3
 800204c:	461a      	mov	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	4413      	add	r3, r2
 8002056:	3306      	adds	r3, #6
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	4413      	add	r3, r2
 8002060:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002080:	b29b      	uxth	r3, r3
 8002082:	f002 ff32 	bl	8004eea <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	b29a      	uxth	r2, r3
 800208e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002092:	4013      	ands	r3, r2
 8002094:	b29c      	uxth	r4, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800209e:	b292      	uxth	r2, r2
 80020a0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f004 fce4 	bl	8006a70 <HAL_PCD_SetupStageCallback>
 80020a8:	e1dc      	b.n	8002464 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f280 81d8 	bge.w	8002464 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	f640 738f 	movw	r3, #3983	; 0xf8f
 80020c0:	4013      	ands	r3, r2
 80020c2:	b29c      	uxth	r4, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80020cc:	b292      	uxth	r2, r2
 80020ce:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020d8:	b29b      	uxth	r3, r3
 80020da:	461a      	mov	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4413      	add	r3, r2
 80020e4:	3306      	adds	r3, #6
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	4413      	add	r3, r2
 80020ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d019      	beq.n	8002138 <PCD_EP_ISR_Handler+0x1e4>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d015      	beq.n	8002138 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6959      	ldr	r1, [r3, #20]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800211c:	b29b      	uxth	r3, r3
 800211e:	f002 fee4 	bl	8004eea <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	441a      	add	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002130:	2100      	movs	r1, #0
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f004 fcae 	bl	8006a94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	461c      	mov	r4, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002146:	b29b      	uxth	r3, r3
 8002148:	441c      	add	r4, r3
 800214a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800214e:	461c      	mov	r4, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10e      	bne.n	8002176 <PCD_EP_ISR_Handler+0x222>
 8002158:	8823      	ldrh	r3, [r4, #0]
 800215a:	b29b      	uxth	r3, r3
 800215c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002160:	b29b      	uxth	r3, r3
 8002162:	8023      	strh	r3, [r4, #0]
 8002164:	8823      	ldrh	r3, [r4, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800216c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002170:	b29b      	uxth	r3, r3
 8002172:	8023      	strh	r3, [r4, #0]
 8002174:	e02d      	b.n	80021d2 <PCD_EP_ISR_Handler+0x27e>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	2b3e      	cmp	r3, #62	; 0x3e
 800217c:	d812      	bhi.n	80021a4 <PCD_EP_ISR_Handler+0x250>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	085b      	lsrs	r3, r3, #1
 8002184:	61bb      	str	r3, [r7, #24]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <PCD_EP_ISR_Handler+0x244>
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	3301      	adds	r3, #1
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	b29b      	uxth	r3, r3
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	b29b      	uxth	r3, r3
 80021a0:	8023      	strh	r3, [r4, #0]
 80021a2:	e016      	b.n	80021d2 <PCD_EP_ISR_Handler+0x27e>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <PCD_EP_ISR_Handler+0x26a>
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	029b      	lsls	r3, r3, #10
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	b29b      	uxth	r3, r3
 80021da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021e2:	b29c      	uxth	r4, r3
 80021e4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80021e8:	b29c      	uxth	r4, r3
 80021ea:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80021ee:	b29c      	uxth	r4, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4ba2      	ldr	r3, [pc, #648]	; (8002480 <PCD_EP_ISR_Handler+0x52c>)
 80021f6:	4323      	orrs	r3, r4
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	8013      	strh	r3, [r2, #0]
 80021fc:	e132      	b.n	8002464 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	7d7b      	ldrb	r3, [r7, #21]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800220e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002212:	2b00      	cmp	r3, #0
 8002214:	f280 80d1 	bge.w	80023ba <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	7d7b      	ldrb	r3, [r7, #21]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	b29a      	uxth	r2, r3
 8002228:	f640 738f 	movw	r3, #3983	; 0xf8f
 800222c:	4013      	ands	r3, r2
 800222e:	b29c      	uxth	r4, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	461a      	mov	r2, r3
 8002236:	7d7b      	ldrb	r3, [r7, #21]
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002240:	b292      	uxth	r2, r2
 8002242:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002244:	7d7b      	ldrb	r3, [r7, #21]
 8002246:	015b      	lsls	r3, r3, #5
 8002248:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	4413      	add	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	7b1b      	ldrb	r3, [r3, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d121      	bne.n	800229e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002262:	b29b      	uxth	r3, r3
 8002264:	461a      	mov	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	4413      	add	r3, r2
 800226e:	3306      	adds	r3, #6
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	4413      	add	r3, r2
 8002278:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002282:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002284:	8bfb      	ldrh	r3, [r7, #30]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d072      	beq.n	8002370 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6818      	ldr	r0, [r3, #0]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6959      	ldr	r1, [r3, #20]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	88da      	ldrh	r2, [r3, #6]
 8002296:	8bfb      	ldrh	r3, [r7, #30]
 8002298:	f002 fe27 	bl	8004eea <USB_ReadPMA>
 800229c:	e068      	b.n	8002370 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d021      	beq.n	80022fc <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	4413      	add	r3, r2
 80022cc:	3302      	adds	r3, #2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	6812      	ldr	r2, [r2, #0]
 80022d4:	4413      	add	r3, r2
 80022d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022e0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80022e2:	8bfb      	ldrh	r3, [r7, #30]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d02a      	beq.n	800233e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6959      	ldr	r1, [r3, #20]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	891a      	ldrh	r2, [r3, #8]
 80022f4:	8bfb      	ldrh	r3, [r7, #30]
 80022f6:	f002 fdf8 	bl	8004eea <USB_ReadPMA>
 80022fa:	e020      	b.n	800233e <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002304:	b29b      	uxth	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	3306      	adds	r3, #6
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	4413      	add	r3, r2
 800231a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002324:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002326:	8bfb      	ldrh	r3, [r7, #30]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d008      	beq.n	800233e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6959      	ldr	r1, [r3, #20]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	895a      	ldrh	r2, [r3, #10]
 8002338:	8bfb      	ldrh	r3, [r7, #30]
 800233a:	f002 fdd6 	bl	8004eea <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	461a      	mov	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	b29b      	uxth	r3, r3
 8002350:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002358:	b29c      	uxth	r4, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	441a      	add	r2, r3
 8002368:	4b46      	ldr	r3, [pc, #280]	; (8002484 <PCD_EP_ISR_Handler+0x530>)
 800236a:	4323      	orrs	r3, r4
 800236c:	b29b      	uxth	r3, r3
 800236e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	69da      	ldr	r2, [r3, #28]
 8002374:	8bfb      	ldrh	r3, [r7, #30]
 8002376:	441a      	add	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	8bfb      	ldrh	r3, [r7, #30]
 8002382:	441a      	add	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d004      	beq.n	800239a <PCD_EP_ISR_Handler+0x446>
 8002390:	8bfa      	ldrh	r2, [r7, #30]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	429a      	cmp	r2, r3
 8002398:	d206      	bcs.n	80023a8 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	4619      	mov	r1, r3
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f004 fb77 	bl	8006a94 <HAL_PCD_DataOutStageCallback>
 80023a6:	e008      	b.n	80023ba <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	7819      	ldrb	r1, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	695a      	ldr	r2, [r3, #20]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fc9d 	bl	8001cf4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80023ba:	8a7b      	ldrh	r3, [r7, #18]
 80023bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d04f      	beq.n	8002464 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 80023c4:	7d7b      	ldrb	r3, [r7, #21]
 80023c6:	015b      	lsls	r3, r3, #5
 80023c8:	3328      	adds	r3, #40	; 0x28
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	7d7b      	ldrb	r3, [r7, #21]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80023e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023e8:	b29c      	uxth	r4, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	7d7b      	ldrb	r3, [r7, #21]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	441a      	add	r2, r3
 80023f6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80023fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023fe:	b29b      	uxth	r3, r3
 8002400:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800240a:	b29b      	uxth	r3, r3
 800240c:	461a      	mov	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	4413      	add	r3, r2
 8002416:	3302      	adds	r3, #2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	4413      	add	r3, r2
 8002420:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	441a      	add	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d106      	bne.n	8002452 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	4619      	mov	r1, r3
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f004 fb3a 	bl	8006ac4 <HAL_PCD_DataInStageCallback>
 8002450:	e008      	b.n	8002464 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	7819      	ldrb	r1, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	695a      	ldr	r2, [r3, #20]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff fc96 	bl	8001d90 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800246c:	b29b      	uxth	r3, r3
 800246e:	b21b      	sxth	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	f6ff ad74 	blt.w	8001f5e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3724      	adds	r7, #36	; 0x24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd90      	pop	{r4, r7, pc}
 8002480:	ffff8080 	.word	0xffff8080
 8002484:	ffff80c0 	.word	0xffff80c0

08002488 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002488:	b480      	push	{r7}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	607b      	str	r3, [r7, #4]
 8002492:	460b      	mov	r3, r1
 8002494:	817b      	strh	r3, [r7, #10]
 8002496:	4613      	mov	r3, r2
 8002498:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800249a:	897b      	ldrh	r3, [r7, #10]
 800249c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d008      	beq.n	80024b8 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024a6:	897b      	ldrh	r3, [r7, #10]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	015b      	lsls	r3, r3, #5
 80024ae:	3328      	adds	r3, #40	; 0x28
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	e006      	b.n	80024c6 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80024b8:	897b      	ldrh	r3, [r7, #10]
 80024ba:	015b      	lsls	r3, r3, #5
 80024bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80024c6:	893b      	ldrh	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d107      	bne.n	80024dc <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	2200      	movs	r2, #0
 80024d0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	80da      	strh	r2, [r3, #6]
 80024da:	e00b      	b.n	80024f4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2201      	movs	r2, #1
 80024e0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0c1b      	lsrs	r3, r3, #16
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	371c      	adds	r7, #28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e26c      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8087 	beq.w	800262e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002520:	4b92      	ldr	r3, [pc, #584]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	2b04      	cmp	r3, #4
 800252a:	d00c      	beq.n	8002546 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800252c:	4b8f      	ldr	r3, [pc, #572]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 030c 	and.w	r3, r3, #12
 8002534:	2b08      	cmp	r3, #8
 8002536:	d112      	bne.n	800255e <HAL_RCC_OscConfig+0x5e>
 8002538:	4b8c      	ldr	r3, [pc, #560]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002544:	d10b      	bne.n	800255e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002546:	4b89      	ldr	r3, [pc, #548]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d06c      	beq.n	800262c <HAL_RCC_OscConfig+0x12c>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d168      	bne.n	800262c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e246      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002566:	d106      	bne.n	8002576 <HAL_RCC_OscConfig+0x76>
 8002568:	4b80      	ldr	r3, [pc, #512]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a7f      	ldr	r2, [pc, #508]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800256e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	e02e      	b.n	80025d4 <HAL_RCC_OscConfig+0xd4>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10c      	bne.n	8002598 <HAL_RCC_OscConfig+0x98>
 800257e:	4b7b      	ldr	r3, [pc, #492]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a7a      	ldr	r2, [pc, #488]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002588:	6013      	str	r3, [r2, #0]
 800258a:	4b78      	ldr	r3, [pc, #480]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a77      	ldr	r2, [pc, #476]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002590:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	e01d      	b.n	80025d4 <HAL_RCC_OscConfig+0xd4>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0xbc>
 80025a2:	4b72      	ldr	r3, [pc, #456]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a71      	ldr	r2, [pc, #452]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b6f      	ldr	r3, [pc, #444]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a6e      	ldr	r2, [pc, #440]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_OscConfig+0xd4>
 80025bc:	4b6b      	ldr	r3, [pc, #428]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a6a      	ldr	r2, [pc, #424]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	4b68      	ldr	r3, [pc, #416]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a67      	ldr	r2, [pc, #412]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d013      	beq.n	8002604 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025dc:	f7fe fcda 	bl	8000f94 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e4:	f7fe fcd6 	bl	8000f94 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b64      	cmp	r3, #100	; 0x64
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e1fa      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f6:	4b5d      	ldr	r3, [pc, #372]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0xe4>
 8002602:	e014      	b.n	800262e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7fe fcc6 	bl	8000f94 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260c:	f7fe fcc2 	bl	8000f94 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	; 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e1e6      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261e:	4b53      	ldr	r3, [pc, #332]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0x10c>
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d063      	beq.n	8002702 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800263a:	4b4c      	ldr	r3, [pc, #304]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f003 030c 	and.w	r3, r3, #12
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00b      	beq.n	800265e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002646:	4b49      	ldr	r3, [pc, #292]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	2b08      	cmp	r3, #8
 8002650:	d11c      	bne.n	800268c <HAL_RCC_OscConfig+0x18c>
 8002652:	4b46      	ldr	r3, [pc, #280]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d116      	bne.n	800268c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265e:	4b43      	ldr	r3, [pc, #268]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d005      	beq.n	8002676 <HAL_RCC_OscConfig+0x176>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d001      	beq.n	8002676 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e1ba      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002676:	4b3d      	ldr	r3, [pc, #244]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	4939      	ldr	r1, [pc, #228]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800268a:	e03a      	b.n	8002702 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d020      	beq.n	80026d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002694:	4b36      	ldr	r3, [pc, #216]	; (8002770 <HAL_RCC_OscConfig+0x270>)
 8002696:	2201      	movs	r2, #1
 8002698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269a:	f7fe fc7b 	bl	8000f94 <HAL_GetTick>
 800269e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a2:	f7fe fc77 	bl	8000f94 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e19b      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b4:	4b2d      	ldr	r3, [pc, #180]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0f0      	beq.n	80026a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026c0:	4b2a      	ldr	r3, [pc, #168]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	4927      	ldr	r1, [pc, #156]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	600b      	str	r3, [r1, #0]
 80026d4:	e015      	b.n	8002702 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d6:	4b26      	ldr	r3, [pc, #152]	; (8002770 <HAL_RCC_OscConfig+0x270>)
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026dc:	f7fe fc5a 	bl	8000f94 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e4:	f7fe fc56 	bl	8000f94 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e17a      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f6:	4b1d      	ldr	r3, [pc, #116]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0308 	and.w	r3, r3, #8
 800270a:	2b00      	cmp	r3, #0
 800270c:	d03a      	beq.n	8002784 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d019      	beq.n	800274a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002716:	4b17      	ldr	r3, [pc, #92]	; (8002774 <HAL_RCC_OscConfig+0x274>)
 8002718:	2201      	movs	r2, #1
 800271a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800271c:	f7fe fc3a 	bl	8000f94 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002724:	f7fe fc36 	bl	8000f94 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e15a      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <HAL_RCC_OscConfig+0x26c>)
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002742:	2001      	movs	r0, #1
 8002744:	f000 fac6 	bl	8002cd4 <RCC_Delay>
 8002748:	e01c      	b.n	8002784 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800274a:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <HAL_RCC_OscConfig+0x274>)
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002750:	f7fe fc20 	bl	8000f94 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002756:	e00f      	b.n	8002778 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002758:	f7fe fc1c 	bl	8000f94 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d908      	bls.n	8002778 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e140      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
 800276a:	bf00      	nop
 800276c:	40021000 	.word	0x40021000
 8002770:	42420000 	.word	0x42420000
 8002774:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002778:	4b9e      	ldr	r3, [pc, #632]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1e9      	bne.n	8002758 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	f000 80a6 	beq.w	80028de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002792:	2300      	movs	r3, #0
 8002794:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002796:	4b97      	ldr	r3, [pc, #604]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10d      	bne.n	80027be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a2:	4b94      	ldr	r3, [pc, #592]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a93      	ldr	r2, [pc, #588]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ac:	61d3      	str	r3, [r2, #28]
 80027ae:	4b91      	ldr	r3, [pc, #580]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ba:	2301      	movs	r3, #1
 80027bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027be:	4b8e      	ldr	r3, [pc, #568]	; (80029f8 <HAL_RCC_OscConfig+0x4f8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d118      	bne.n	80027fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ca:	4b8b      	ldr	r3, [pc, #556]	; (80029f8 <HAL_RCC_OscConfig+0x4f8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a8a      	ldr	r2, [pc, #552]	; (80029f8 <HAL_RCC_OscConfig+0x4f8>)
 80027d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d6:	f7fe fbdd 	bl	8000f94 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027dc:	e008      	b.n	80027f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027de:	f7fe fbd9 	bl	8000f94 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b64      	cmp	r3, #100	; 0x64
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e0fd      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f0:	4b81      	ldr	r3, [pc, #516]	; (80029f8 <HAL_RCC_OscConfig+0x4f8>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0f0      	beq.n	80027de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d106      	bne.n	8002812 <HAL_RCC_OscConfig+0x312>
 8002804:	4b7b      	ldr	r3, [pc, #492]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4a7a      	ldr	r2, [pc, #488]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	6213      	str	r3, [r2, #32]
 8002810:	e02d      	b.n	800286e <HAL_RCC_OscConfig+0x36e>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0x334>
 800281a:	4b76      	ldr	r3, [pc, #472]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	4a75      	ldr	r2, [pc, #468]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6213      	str	r3, [r2, #32]
 8002826:	4b73      	ldr	r3, [pc, #460]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	4a72      	ldr	r2, [pc, #456]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800282c:	f023 0304 	bic.w	r3, r3, #4
 8002830:	6213      	str	r3, [r2, #32]
 8002832:	e01c      	b.n	800286e <HAL_RCC_OscConfig+0x36e>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	2b05      	cmp	r3, #5
 800283a:	d10c      	bne.n	8002856 <HAL_RCC_OscConfig+0x356>
 800283c:	4b6d      	ldr	r3, [pc, #436]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4a6c      	ldr	r2, [pc, #432]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002842:	f043 0304 	orr.w	r3, r3, #4
 8002846:	6213      	str	r3, [r2, #32]
 8002848:	4b6a      	ldr	r3, [pc, #424]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	4a69      	ldr	r2, [pc, #420]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6213      	str	r3, [r2, #32]
 8002854:	e00b      	b.n	800286e <HAL_RCC_OscConfig+0x36e>
 8002856:	4b67      	ldr	r3, [pc, #412]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	4a66      	ldr	r2, [pc, #408]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800285c:	f023 0301 	bic.w	r3, r3, #1
 8002860:	6213      	str	r3, [r2, #32]
 8002862:	4b64      	ldr	r3, [pc, #400]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	4a63      	ldr	r2, [pc, #396]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002868:	f023 0304 	bic.w	r3, r3, #4
 800286c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d015      	beq.n	80028a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002876:	f7fe fb8d 	bl	8000f94 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287c:	e00a      	b.n	8002894 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287e:	f7fe fb89 	bl	8000f94 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	f241 3288 	movw	r2, #5000	; 0x1388
 800288c:	4293      	cmp	r3, r2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e0ab      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002894:	4b57      	ldr	r3, [pc, #348]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d0ee      	beq.n	800287e <HAL_RCC_OscConfig+0x37e>
 80028a0:	e014      	b.n	80028cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a2:	f7fe fb77 	bl	8000f94 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a8:	e00a      	b.n	80028c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028aa:	f7fe fb73 	bl	8000f94 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e095      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c0:	4b4c      	ldr	r3, [pc, #304]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1ee      	bne.n	80028aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d105      	bne.n	80028de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d2:	4b48      	ldr	r3, [pc, #288]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	4a47      	ldr	r2, [pc, #284]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 8081 	beq.w	80029ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028e8:	4b42      	ldr	r3, [pc, #264]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 030c 	and.w	r3, r3, #12
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d061      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	69db      	ldr	r3, [r3, #28]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d146      	bne.n	800298a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fc:	4b3f      	ldr	r3, [pc, #252]	; (80029fc <HAL_RCC_OscConfig+0x4fc>)
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002902:	f7fe fb47 	bl	8000f94 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290a:	f7fe fb43 	bl	8000f94 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e067      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291c:	4b35      	ldr	r3, [pc, #212]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f0      	bne.n	800290a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002930:	d108      	bne.n	8002944 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002932:	4b30      	ldr	r3, [pc, #192]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	492d      	ldr	r1, [pc, #180]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002940:	4313      	orrs	r3, r2
 8002942:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002944:	4b2b      	ldr	r3, [pc, #172]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a19      	ldr	r1, [r3, #32]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002954:	430b      	orrs	r3, r1
 8002956:	4927      	ldr	r1, [pc, #156]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 8002958:	4313      	orrs	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800295c:	4b27      	ldr	r3, [pc, #156]	; (80029fc <HAL_RCC_OscConfig+0x4fc>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7fe fb17 	bl	8000f94 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe fb13 	bl	8000f94 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e037      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800297c:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x46a>
 8002988:	e02f      	b.n	80029ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <HAL_RCC_OscConfig+0x4fc>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002990:	f7fe fb00 	bl	8000f94 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002998:	f7fe fafc 	bl	8000f94 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e020      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029aa:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x498>
 80029b6:	e018      	b.n	80029ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e013      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_RCC_OscConfig+0x4f4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d106      	bne.n	80029e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d001      	beq.n	80029ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40021000 	.word	0x40021000
 80029f8:	40007000 	.word	0x40007000
 80029fc:	42420060 	.word	0x42420060

08002a00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0d0      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a14:	4b6a      	ldr	r3, [pc, #424]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d910      	bls.n	8002a44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b67      	ldr	r3, [pc, #412]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f023 0207 	bic.w	r2, r3, #7
 8002a2a:	4965      	ldr	r1, [pc, #404]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	4b63      	ldr	r3, [pc, #396]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0b8      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d020      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a5c:	4b59      	ldr	r3, [pc, #356]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a58      	ldr	r2, [pc, #352]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a74:	4b53      	ldr	r3, [pc, #332]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a52      	ldr	r2, [pc, #328]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a80:	4b50      	ldr	r3, [pc, #320]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	494d      	ldr	r1, [pc, #308]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d040      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	4b47      	ldr	r3, [pc, #284]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d115      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e07f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002abe:	4b41      	ldr	r3, [pc, #260]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d109      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e073      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ace:	4b3d      	ldr	r3, [pc, #244]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e06b      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ade:	4b39      	ldr	r3, [pc, #228]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f023 0203 	bic.w	r2, r3, #3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4936      	ldr	r1, [pc, #216]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af0:	f7fe fa50 	bl	8000f94 <HAL_GetTick>
 8002af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	e00a      	b.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af8:	f7fe fa4c 	bl	8000f94 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e053      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	4b2d      	ldr	r3, [pc, #180]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 020c 	and.w	r2, r3, #12
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d1eb      	bne.n	8002af8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b20:	4b27      	ldr	r3, [pc, #156]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d210      	bcs.n	8002b50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 0207 	bic.w	r2, r3, #7
 8002b36:	4922      	ldr	r1, [pc, #136]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e032      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d008      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b5c:	4b19      	ldr	r3, [pc, #100]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4916      	ldr	r1, [pc, #88]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d009      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	490e      	ldr	r1, [pc, #56]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b8e:	f000 f821 	bl	8002bd4 <HAL_RCC_GetSysClockFreq>
 8002b92:	4601      	mov	r1, r0
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	091b      	lsrs	r3, r3, #4
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	4a0a      	ldr	r2, [pc, #40]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba0:	5cd3      	ldrb	r3, [r2, r3]
 8002ba2:	fa21 f303 	lsr.w	r3, r1, r3
 8002ba6:	4a09      	ldr	r2, [pc, #36]	; (8002bcc <HAL_RCC_ClockConfig+0x1cc>)
 8002ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002baa:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <HAL_RCC_ClockConfig+0x1d0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe f9ae 	bl	8000f10 <HAL_InitTick>

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40022000 	.word	0x40022000
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	0800703c 	.word	0x0800703c
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	20000004 	.word	0x20000004

08002bd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd4:	b490      	push	{r4, r7}
 8002bd6:	b08a      	sub	sp, #40	; 0x28
 8002bd8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002bda:	4b2a      	ldr	r3, [pc, #168]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002bdc:	1d3c      	adds	r4, r7, #4
 8002bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002be0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002be4:	4b28      	ldr	r3, [pc, #160]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61bb      	str	r3, [r7, #24]
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bfe:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	f003 030c 	and.w	r3, r3, #12
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d002      	beq.n	8002c14 <HAL_RCC_GetSysClockFreq+0x40>
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d003      	beq.n	8002c1a <HAL_RCC_GetSysClockFreq+0x46>
 8002c12:	e02d      	b.n	8002c70 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c14:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c16:	623b      	str	r3, [r7, #32]
      break;
 8002c18:	e02d      	b.n	8002c76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	0c9b      	lsrs	r3, r3, #18
 8002c1e:	f003 030f 	and.w	r3, r3, #15
 8002c22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002c26:	4413      	add	r3, r2
 8002c28:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002c2c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d013      	beq.n	8002c60 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c38:	4b14      	ldr	r3, [pc, #80]	; (8002c8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	0c5b      	lsrs	r3, r3, #17
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002c46:	4413      	add	r3, r2
 8002c48:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c4c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	4a0f      	ldr	r2, [pc, #60]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c52:	fb02 f203 	mul.w	r2, r2, r3
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5e:	e004      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	4a0c      	ldr	r2, [pc, #48]	; (8002c94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c64:	fb02 f303 	mul.w	r3, r2, r3
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	623b      	str	r3, [r7, #32]
      break;
 8002c6e:	e002      	b.n	8002c76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c72:	623b      	str	r3, [r7, #32]
      break;
 8002c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c76:	6a3b      	ldr	r3, [r7, #32]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3728      	adds	r7, #40	; 0x28
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc90      	pop	{r4, r7}
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	08006fe0 	.word	0x08006fe0
 8002c88:	08006ff0 	.word	0x08006ff0
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	007a1200 	.word	0x007a1200
 8002c94:	003d0900 	.word	0x003d0900

08002c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c9c:	4b02      	ldr	r3, [pc, #8]	; (8002ca8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr
 8002ca8:	20000000 	.word	0x20000000

08002cac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cb0:	f7ff fff2 	bl	8002c98 <HAL_RCC_GetHCLKFreq>
 8002cb4:	4601      	mov	r1, r0
 8002cb6:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	4a03      	ldr	r2, [pc, #12]	; (8002cd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cc2:	5cd3      	ldrb	r3, [r2, r3]
 8002cc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	0800704c 	.word	0x0800704c

08002cd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <RCC_Delay+0x34>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0a      	ldr	r2, [pc, #40]	; (8002d0c <RCC_Delay+0x38>)
 8002ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce6:	0a5b      	lsrs	r3, r3, #9
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	fb02 f303 	mul.w	r3, r2, r3
 8002cee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cf0:	bf00      	nop
  }
  while (Delay --);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1e5a      	subs	r2, r3, #1
 8002cf6:	60fa      	str	r2, [r7, #12]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1f9      	bne.n	8002cf0 <RCC_Delay+0x1c>
}
 8002cfc:	bf00      	nop
 8002cfe:	3714      	adds	r7, #20
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000000 	.word	0x20000000
 8002d0c:	10624dd3 	.word	0x10624dd3

08002d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d07d      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d30:	4b4f      	ldr	r3, [pc, #316]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10d      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3c:	4b4c      	ldr	r3, [pc, #304]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	4a4b      	ldr	r2, [pc, #300]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d46:	61d3      	str	r3, [r2, #28]
 8002d48:	4b49      	ldr	r3, [pc, #292]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d54:	2301      	movs	r3, #1
 8002d56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d58:	4b46      	ldr	r3, [pc, #280]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d118      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d64:	4b43      	ldr	r3, [pc, #268]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a42      	ldr	r2, [pc, #264]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d70:	f7fe f910 	bl	8000f94 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	e008      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d78:	f7fe f90c 	bl	8000f94 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b64      	cmp	r3, #100	; 0x64
 8002d84:	d901      	bls.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e06d      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8a:	4b3a      	ldr	r3, [pc, #232]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0f0      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d96:	4b36      	ldr	r3, [pc, #216]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d02e      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d027      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002db4:	4b2e      	ldr	r3, [pc, #184]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dbc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dbe:	4b2e      	ldr	r3, [pc, #184]	; (8002e78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002dc4:	4b2c      	ldr	r3, [pc, #176]	; (8002e78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002dca:	4a29      	ldr	r2, [pc, #164]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d014      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe f8db 	bl	8000f94 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de0:	e00a      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de2:	f7fe f8d7 	bl	8000f94 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e036      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df8:	4b1d      	ldr	r3, [pc, #116]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0ee      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e04:	4b1a      	ldr	r3, [pc, #104]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	4917      	ldr	r1, [pc, #92]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d105      	bne.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e1c:	4b14      	ldr	r3, [pc, #80]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	4a13      	ldr	r2, [pc, #76]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e34:	4b0e      	ldr	r3, [pc, #56]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	490b      	ldr	r1, [pc, #44]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0310 	and.w	r3, r3, #16
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d008      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e52:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	4904      	ldr	r1, [pc, #16]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3718      	adds	r7, #24
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000
 8002e74:	40007000 	.word	0x40007000
 8002e78:	42420440 	.word	0x42420440

08002e7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e053      	b.n	8002f36 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d106      	bne.n	8002eae <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7fd fb0f 	bl	80004cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ec4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eea:	431a      	orrs	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	ea42 0103 	orr.w	r1, r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	0c1a      	lsrs	r2, r3, #16
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f002 0204 	and.w	r2, r2, #4
 8002f14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e01d      	b.n	8002f8c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d106      	bne.n	8002f6a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7fd fe7b 	bl	8000c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	f000 fb83 	bl	8003688 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e01d      	b.n	8002fe2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f815 	bl	8002fea <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f000 fb58 	bl	8003688 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e01d      	b.n	800304a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d106      	bne.n	8003028 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f815 	bl	8003052 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2202      	movs	r2, #2
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	3304      	adds	r3, #4
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f000 fb24 	bl	8003688 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003052:	b480      	push	{r7}
 8003054:	b083      	sub	sp, #12
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b02      	cmp	r3, #2
 8003078:	d122      	bne.n	80030c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b02      	cmp	r3, #2
 8003086:	d11b      	bne.n	80030c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f06f 0202 	mvn.w	r2, #2
 8003090:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fad3 	bl	8003652 <HAL_TIM_IC_CaptureCallback>
 80030ac:	e005      	b.n	80030ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fac6 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 fad5 	bl	8003664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d122      	bne.n	8003114 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b04      	cmp	r3, #4
 80030da:	d11b      	bne.n	8003114 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0204 	mvn.w	r2, #4
 80030e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2202      	movs	r2, #2
 80030ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 faa9 	bl	8003652 <HAL_TIM_IC_CaptureCallback>
 8003100:	e005      	b.n	800310e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fa9c 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 faab 	bl	8003664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b08      	cmp	r3, #8
 8003120:	d122      	bne.n	8003168 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0308 	and.w	r3, r3, #8
 800312c:	2b08      	cmp	r3, #8
 800312e:	d11b      	bne.n	8003168 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0208 	mvn.w	r2, #8
 8003138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2204      	movs	r2, #4
 800313e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 fa7f 	bl	8003652 <HAL_TIM_IC_CaptureCallback>
 8003154:	e005      	b.n	8003162 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fa72 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 fa81 	bl	8003664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b10      	cmp	r3, #16
 8003174:	d122      	bne.n	80031bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	f003 0310 	and.w	r3, r3, #16
 8003180:	2b10      	cmp	r3, #16
 8003182:	d11b      	bne.n	80031bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f06f 0210 	mvn.w	r2, #16
 800318c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2208      	movs	r2, #8
 8003192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 fa55 	bl	8003652 <HAL_TIM_IC_CaptureCallback>
 80031a8:	e005      	b.n	80031b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 fa48 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 fa57 	bl	8003664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d10e      	bne.n	80031e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d107      	bne.n	80031e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f06f 0201 	mvn.w	r2, #1
 80031e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 fa23 	bl	800362e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f2:	2b80      	cmp	r3, #128	; 0x80
 80031f4:	d10e      	bne.n	8003214 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003200:	2b80      	cmp	r3, #128	; 0x80
 8003202:	d107      	bne.n	8003214 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800320c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 fd58 	bl	8003cc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321e:	2b40      	cmp	r3, #64	; 0x40
 8003220:	d10e      	bne.n	8003240 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322c:	2b40      	cmp	r3, #64	; 0x40
 800322e:	d107      	bne.n	8003240 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fa1b 	bl	8003676 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	f003 0320 	and.w	r3, r3, #32
 800324a:	2b20      	cmp	r3, #32
 800324c:	d10e      	bne.n	800326c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b20      	cmp	r3, #32
 800325a:	d107      	bne.n	800326c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0220 	mvn.w	r2, #32
 8003264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fd23 	bl	8003cb2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800326c:	bf00      	nop
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_TIM_OC_ConfigChannel+0x1a>
 800328a:	2302      	movs	r3, #2
 800328c:	e04e      	b.n	800332c <HAL_TIM_OC_ConfigChannel+0xb8>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2202      	movs	r2, #2
 800329a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b0c      	cmp	r3, #12
 80032a2:	d839      	bhi.n	8003318 <HAL_TIM_OC_ConfigChannel+0xa4>
 80032a4:	a201      	add	r2, pc, #4	; (adr r2, 80032ac <HAL_TIM_OC_ConfigChannel+0x38>)
 80032a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032aa:	bf00      	nop
 80032ac:	080032e1 	.word	0x080032e1
 80032b0:	08003319 	.word	0x08003319
 80032b4:	08003319 	.word	0x08003319
 80032b8:	08003319 	.word	0x08003319
 80032bc:	080032ef 	.word	0x080032ef
 80032c0:	08003319 	.word	0x08003319
 80032c4:	08003319 	.word	0x08003319
 80032c8:	08003319 	.word	0x08003319
 80032cc:	080032fd 	.word	0x080032fd
 80032d0:	08003319 	.word	0x08003319
 80032d4:	08003319 	.word	0x08003319
 80032d8:	08003319 	.word	0x08003319
 80032dc:	0800330b 	.word	0x0800330b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68b9      	ldr	r1, [r7, #8]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fa30 	bl	800374c <TIM_OC1_SetConfig>
      break;
 80032ec:	e015      	b.n	800331a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68b9      	ldr	r1, [r7, #8]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f000 fa8f 	bl	8003818 <TIM_OC2_SetConfig>
      break;
 80032fa:	e00e      	b.n	800331a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68b9      	ldr	r1, [r7, #8]
 8003302:	4618      	mov	r0, r3
 8003304:	f000 faf2 	bl	80038ec <TIM_OC3_SetConfig>
      break;
 8003308:	e007      	b.n	800331a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68b9      	ldr	r1, [r7, #8]
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fb55 	bl	80039c0 <TIM_OC4_SetConfig>
      break;
 8003316:	e000      	b.n	800331a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8003318:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800334a:	2302      	movs	r3, #2
 800334c:	e0b4      	b.n	80034b8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2202      	movs	r2, #2
 800335a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b0c      	cmp	r3, #12
 8003362:	f200 809f 	bhi.w	80034a4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003366:	a201      	add	r2, pc, #4	; (adr r2, 800336c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	080033a1 	.word	0x080033a1
 8003370:	080034a5 	.word	0x080034a5
 8003374:	080034a5 	.word	0x080034a5
 8003378:	080034a5 	.word	0x080034a5
 800337c:	080033e1 	.word	0x080033e1
 8003380:	080034a5 	.word	0x080034a5
 8003384:	080034a5 	.word	0x080034a5
 8003388:	080034a5 	.word	0x080034a5
 800338c:	08003423 	.word	0x08003423
 8003390:	080034a5 	.word	0x080034a5
 8003394:	080034a5 	.word	0x080034a5
 8003398:	080034a5 	.word	0x080034a5
 800339c:	08003463 	.word	0x08003463
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68b9      	ldr	r1, [r7, #8]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f9d0 	bl	800374c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0208 	orr.w	r2, r2, #8
 80033ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0204 	bic.w	r2, r2, #4
 80033ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6999      	ldr	r1, [r3, #24]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	619a      	str	r2, [r3, #24]
      break;
 80033de:	e062      	b.n	80034a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68b9      	ldr	r1, [r7, #8]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 fa16 	bl	8003818 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699a      	ldr	r2, [r3, #24]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699a      	ldr	r2, [r3, #24]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800340a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6999      	ldr	r1, [r3, #24]
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	021a      	lsls	r2, r3, #8
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	619a      	str	r2, [r3, #24]
      break;
 8003420:	e041      	b.n	80034a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68b9      	ldr	r1, [r7, #8]
 8003428:	4618      	mov	r0, r3
 800342a:	f000 fa5f 	bl	80038ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	69da      	ldr	r2, [r3, #28]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f042 0208 	orr.w	r2, r2, #8
 800343c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	69da      	ldr	r2, [r3, #28]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0204 	bic.w	r2, r2, #4
 800344c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69d9      	ldr	r1, [r3, #28]
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	61da      	str	r2, [r3, #28]
      break;
 8003460:	e021      	b.n	80034a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	4618      	mov	r0, r3
 800346a:	f000 faa9 	bl	80039c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	69da      	ldr	r2, [r3, #28]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800347c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69da      	ldr	r2, [r3, #28]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800348c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	69d9      	ldr	r1, [r3, #28]
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	021a      	lsls	r2, r3, #8
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	61da      	str	r2, [r3, #28]
      break;
 80034a2:	e000      	b.n	80034a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80034a4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_TIM_ConfigClockSource+0x18>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e0a6      	b.n	8003626 <HAL_TIM_ConfigClockSource+0x166>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034fe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b40      	cmp	r3, #64	; 0x40
 800350e:	d067      	beq.n	80035e0 <HAL_TIM_ConfigClockSource+0x120>
 8003510:	2b40      	cmp	r3, #64	; 0x40
 8003512:	d80b      	bhi.n	800352c <HAL_TIM_ConfigClockSource+0x6c>
 8003514:	2b10      	cmp	r3, #16
 8003516:	d073      	beq.n	8003600 <HAL_TIM_ConfigClockSource+0x140>
 8003518:	2b10      	cmp	r3, #16
 800351a:	d802      	bhi.n	8003522 <HAL_TIM_ConfigClockSource+0x62>
 800351c:	2b00      	cmp	r3, #0
 800351e:	d06f      	beq.n	8003600 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003520:	e078      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003522:	2b20      	cmp	r3, #32
 8003524:	d06c      	beq.n	8003600 <HAL_TIM_ConfigClockSource+0x140>
 8003526:	2b30      	cmp	r3, #48	; 0x30
 8003528:	d06a      	beq.n	8003600 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800352a:	e073      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800352c:	2b70      	cmp	r3, #112	; 0x70
 800352e:	d00d      	beq.n	800354c <HAL_TIM_ConfigClockSource+0x8c>
 8003530:	2b70      	cmp	r3, #112	; 0x70
 8003532:	d804      	bhi.n	800353e <HAL_TIM_ConfigClockSource+0x7e>
 8003534:	2b50      	cmp	r3, #80	; 0x50
 8003536:	d033      	beq.n	80035a0 <HAL_TIM_ConfigClockSource+0xe0>
 8003538:	2b60      	cmp	r3, #96	; 0x60
 800353a:	d041      	beq.n	80035c0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800353c:	e06a      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800353e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003542:	d066      	beq.n	8003612 <HAL_TIM_ConfigClockSource+0x152>
 8003544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003548:	d017      	beq.n	800357a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800354a:	e063      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6818      	ldr	r0, [r3, #0]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f000 faf5 	bl	8003b4a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800356e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	609a      	str	r2, [r3, #8]
      break;
 8003578:	e04c      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6818      	ldr	r0, [r3, #0]
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	6899      	ldr	r1, [r3, #8]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f000 fade 	bl	8003b4a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800359c:	609a      	str	r2, [r3, #8]
      break;
 800359e:	e039      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	6859      	ldr	r1, [r3, #4]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	461a      	mov	r2, r3
 80035ae:	f000 fa55 	bl	8003a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2150      	movs	r1, #80	; 0x50
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 faac 	bl	8003b16 <TIM_ITRx_SetConfig>
      break;
 80035be:	e029      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	6859      	ldr	r1, [r3, #4]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	461a      	mov	r2, r3
 80035ce:	f000 fa73 	bl	8003ab8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2160      	movs	r1, #96	; 0x60
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fa9c 	bl	8003b16 <TIM_ITRx_SetConfig>
      break;
 80035de:	e019      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	6859      	ldr	r1, [r3, #4]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	461a      	mov	r2, r3
 80035ee:	f000 fa35 	bl	8003a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2140      	movs	r1, #64	; 0x40
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fa8c 	bl	8003b16 <TIM_ITRx_SetConfig>
      break;
 80035fe:	e009      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4619      	mov	r1, r3
 800360a:	4610      	mov	r0, r2
 800360c:	f000 fa83 	bl	8003b16 <TIM_ITRx_SetConfig>
      break;
 8003610:	e000      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr

08003652 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr

08003664 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr

08003676 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003676:	b480      	push	{r7}
 8003678:	b083      	sub	sp, #12
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800367e:	bf00      	nop
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a29      	ldr	r2, [pc, #164]	; (8003740 <TIM_Base_SetConfig+0xb8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d00b      	beq.n	80036b8 <TIM_Base_SetConfig+0x30>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a6:	d007      	beq.n	80036b8 <TIM_Base_SetConfig+0x30>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a26      	ldr	r2, [pc, #152]	; (8003744 <TIM_Base_SetConfig+0xbc>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d003      	beq.n	80036b8 <TIM_Base_SetConfig+0x30>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a25      	ldr	r2, [pc, #148]	; (8003748 <TIM_Base_SetConfig+0xc0>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d108      	bne.n	80036ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a1c      	ldr	r2, [pc, #112]	; (8003740 <TIM_Base_SetConfig+0xb8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d00b      	beq.n	80036ea <TIM_Base_SetConfig+0x62>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d8:	d007      	beq.n	80036ea <TIM_Base_SetConfig+0x62>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a19      	ldr	r2, [pc, #100]	; (8003744 <TIM_Base_SetConfig+0xbc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d003      	beq.n	80036ea <TIM_Base_SetConfig+0x62>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a18      	ldr	r2, [pc, #96]	; (8003748 <TIM_Base_SetConfig+0xc0>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d108      	bne.n	80036fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a07      	ldr	r2, [pc, #28]	; (8003740 <TIM_Base_SetConfig+0xb8>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d103      	bne.n	8003730 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	615a      	str	r2, [r3, #20]
}
 8003736:	bf00      	nop
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	40012c00 	.word	0x40012c00
 8003744:	40000400 	.word	0x40000400
 8003748:	40000800 	.word	0x40000800

0800374c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	f023 0201 	bic.w	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800377a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f023 0303 	bic.w	r3, r3, #3
 8003782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	4313      	orrs	r3, r2
 800378c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f023 0302 	bic.w	r3, r3, #2
 8003794:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	4313      	orrs	r3, r2
 800379e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a1c      	ldr	r2, [pc, #112]	; (8003814 <TIM_OC1_SetConfig+0xc8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d10c      	bne.n	80037c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f023 0308 	bic.w	r3, r3, #8
 80037ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f023 0304 	bic.w	r3, r3, #4
 80037c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a13      	ldr	r2, [pc, #76]	; (8003814 <TIM_OC1_SetConfig+0xc8>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d111      	bne.n	80037ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	621a      	str	r2, [r3, #32]
}
 8003808:	bf00      	nop
 800380a:	371c      	adds	r7, #28
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40012c00 	.word	0x40012c00

08003818 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	f023 0210 	bic.w	r2, r3, #16
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800384e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	021b      	lsls	r3, r3, #8
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4313      	orrs	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f023 0320 	bic.w	r3, r3, #32
 8003862:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4313      	orrs	r3, r2
 800386e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a1d      	ldr	r2, [pc, #116]	; (80038e8 <TIM_OC2_SetConfig+0xd0>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d10d      	bne.n	8003894 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800387e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003892:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a14      	ldr	r2, [pc, #80]	; (80038e8 <TIM_OC2_SetConfig+0xd0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d113      	bne.n	80038c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	621a      	str	r2, [r3, #32]
}
 80038de:	bf00      	nop
 80038e0:	371c      	adds	r7, #28
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	40012c00 	.word	0x40012c00

080038ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a1b      	ldr	r3, [r3, #32]
 80038fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f023 0303 	bic.w	r3, r3, #3
 8003922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	4313      	orrs	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	021b      	lsls	r3, r3, #8
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	4313      	orrs	r3, r2
 8003940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a1d      	ldr	r2, [pc, #116]	; (80039bc <TIM_OC3_SetConfig+0xd0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d10d      	bne.n	8003966 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	021b      	lsls	r3, r3, #8
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	4313      	orrs	r3, r2
 800395c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a14      	ldr	r2, [pc, #80]	; (80039bc <TIM_OC3_SetConfig+0xd0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d113      	bne.n	8003996 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003974:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800397c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	011b      	lsls	r3, r3, #4
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	4313      	orrs	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	621a      	str	r2, [r3, #32]
}
 80039b0:	bf00      	nop
 80039b2:	371c      	adds	r7, #28
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40012c00 	.word	0x40012c00

080039c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	031b      	lsls	r3, r3, #12
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a0f      	ldr	r2, [pc, #60]	; (8003a58 <TIM_OC4_SetConfig+0x98>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d109      	bne.n	8003a34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	019b      	lsls	r3, r3, #6
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	621a      	str	r2, [r3, #32]
}
 8003a4e:	bf00      	nop
 8003a50:	371c      	adds	r7, #28
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr
 8003a58:	40012c00 	.word	0x40012c00

08003a5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	f023 0201 	bic.w	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f023 030a 	bic.w	r3, r3, #10
 8003a98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	621a      	str	r2, [r3, #32]
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr

08003ab8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	f023 0210 	bic.w	r2, r3, #16
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ae2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	031b      	lsls	r3, r3, #12
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003af4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	011b      	lsls	r3, r3, #4
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	621a      	str	r2, [r3, #32]
}
 8003b0c:	bf00      	nop
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr

08003b16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b085      	sub	sp, #20
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f043 0307 	orr.w	r3, r3, #7
 8003b38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	609a      	str	r2, [r3, #8]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b087      	sub	sp, #28
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	60f8      	str	r0, [r7, #12]
 8003b52:	60b9      	str	r1, [r7, #8]
 8003b54:	607a      	str	r2, [r7, #4]
 8003b56:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b64:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	021a      	lsls	r2, r3, #8
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	609a      	str	r2, [r3, #8]
}
 8003b7e:	bf00      	nop
 8003b80:	371c      	adds	r7, #28
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e032      	b.n	8003c06 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bd8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bc80      	pop	{r7}
 8003c0e:	4770      	bx	lr

08003c10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e03d      	b.n	8003ca8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bc80      	pop	{r7}
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc80      	pop	{r7}
 8003cd4:	4770      	bx	lr

08003cd6 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	f107 0014 	add.w	r0, r7, #20
 8003ce4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	b004      	add	sp, #16
 8003cf4:	4770      	bx	lr

08003cf6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b085      	sub	sp, #20
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003cfe:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003d02:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	89fb      	ldrh	r3, [r7, #14]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003d2c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003d30:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	b21a      	sxth	r2, r3
 8003d3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d40:	43db      	mvns	r3, r3
 8003d42:	b21b      	sxth	r3, r3
 8003d44:	4013      	ands	r3, r2
 8003d46:	b21b      	sxth	r3, r3
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3714      	adds	r7, #20
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr

08003d5c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003d74:	b084      	sub	sp, #16
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	f107 0014 	add.w	r0, r7, #20
 8003d82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7ff ffa5 	bl	8003cf6 <USB_EnableGlobalInt>

  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003db8:	b004      	add	sp, #16
 8003dba:	4770      	bx	lr

08003dbc <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003dbc:	b490      	push	{r4, r7}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de0:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	78db      	ldrb	r3, [r3, #3]
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d819      	bhi.n	8003e1e <USB_ActivateEndpoint+0x62>
 8003dea:	a201      	add	r2, pc, #4	; (adr r2, 8003df0 <USB_ActivateEndpoint+0x34>)
 8003dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df0:	08003e01 	.word	0x08003e01
 8003df4:	08003e15 	.word	0x08003e15
 8003df8:	08003e25 	.word	0x08003e25
 8003dfc:	08003e0b 	.word	0x08003e0b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003e00:	89bb      	ldrh	r3, [r7, #12]
 8003e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e06:	81bb      	strh	r3, [r7, #12]
      break;
 8003e08:	e00d      	b.n	8003e26 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003e0a:	89bb      	ldrh	r3, [r7, #12]
 8003e0c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003e10:	81bb      	strh	r3, [r7, #12]
      break;
 8003e12:	e008      	b.n	8003e26 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003e14:	89bb      	ldrh	r3, [r7, #12]
 8003e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e1a:	81bb      	strh	r3, [r7, #12]
      break;
 8003e1c:	e003      	b.n	8003e26 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	73fb      	strb	r3, [r7, #15]
      break;
 8003e22:	e000      	b.n	8003e26 <USB_ActivateEndpoint+0x6a>
      break;
 8003e24:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	441a      	add	r2, r3
 8003e30:	89bb      	ldrh	r3, [r7, #12]
 8003e32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	4413      	add	r3, r2
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	4313      	orrs	r3, r2
 8003e66:	b29c      	uxth	r4, r3
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	441a      	add	r2, r3
 8003e72:	4b8a      	ldr	r3, [pc, #552]	; (800409c <USB_ActivateEndpoint+0x2e0>)
 8003e74:	4323      	orrs	r3, r4
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	7b1b      	ldrb	r3, [r3, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f040 8112 	bne.w	80040a8 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	785b      	ldrb	r3, [r3, #1]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d067      	beq.n	8003f5c <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003e8c:	687c      	ldr	r4, [r7, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	441c      	add	r4, r3
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	4423      	add	r3, r4
 8003ea0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ea4:	461c      	mov	r4, r3
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	88db      	ldrh	r3, [r3, #6]
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4413      	add	r3, r2
 8003ebe:	881b      	ldrh	r3, [r3, #0]
 8003ec0:	b29c      	uxth	r4, r3
 8003ec2:	4623      	mov	r3, r4
 8003ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d014      	beq.n	8003ef6 <USB_ActivateEndpoint+0x13a>
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ee2:	b29c      	uxth	r4, r3
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	441a      	add	r2, r3
 8003eee:	4b6c      	ldr	r3, [pc, #432]	; (80040a0 <USB_ActivateEndpoint+0x2e4>)
 8003ef0:	4323      	orrs	r3, r4
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	78db      	ldrb	r3, [r3, #3]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d018      	beq.n	8003f30 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f14:	b29c      	uxth	r4, r3
 8003f16:	f084 0320 	eor.w	r3, r4, #32
 8003f1a:	b29c      	uxth	r4, r3
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	441a      	add	r2, r3
 8003f26:	4b5d      	ldr	r3, [pc, #372]	; (800409c <USB_ActivateEndpoint+0x2e0>)
 8003f28:	4323      	orrs	r3, r4
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	8013      	strh	r3, [r2, #0]
 8003f2e:	e22b      	b.n	8004388 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4413      	add	r3, r2
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f46:	b29c      	uxth	r4, r3
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	441a      	add	r2, r3
 8003f52:	4b52      	ldr	r3, [pc, #328]	; (800409c <USB_ActivateEndpoint+0x2e0>)
 8003f54:	4323      	orrs	r3, r4
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	8013      	strh	r3, [r2, #0]
 8003f5a:	e215      	b.n	8004388 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003f5c:	687c      	ldr	r4, [r7, #4]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	441c      	add	r4, r3
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	4423      	add	r3, r4
 8003f70:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003f74:	461c      	mov	r4, r3
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	88db      	ldrh	r3, [r3, #6]
 8003f7a:	085b      	lsrs	r3, r3, #1
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003f84:	687c      	ldr	r4, [r7, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	441c      	add	r4, r3
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	4423      	add	r3, r4
 8003f98:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003f9c:	461c      	mov	r4, r3
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10e      	bne.n	8003fc4 <USB_ActivateEndpoint+0x208>
 8003fa6:	8823      	ldrh	r3, [r4, #0]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	8023      	strh	r3, [r4, #0]
 8003fb2:	8823      	ldrh	r3, [r4, #0]
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	8023      	strh	r3, [r4, #0]
 8003fc2:	e02d      	b.n	8004020 <USB_ActivateEndpoint+0x264>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	2b3e      	cmp	r3, #62	; 0x3e
 8003fca:	d812      	bhi.n	8003ff2 <USB_ActivateEndpoint+0x236>
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	085b      	lsrs	r3, r3, #1
 8003fd2:	60bb      	str	r3, [r7, #8]
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <USB_ActivateEndpoint+0x22a>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	029b      	lsls	r3, r3, #10
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	8023      	strh	r3, [r4, #0]
 8003ff0:	e016      	b.n	8004020 <USB_ActivateEndpoint+0x264>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	095b      	lsrs	r3, r3, #5
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 031f 	and.w	r3, r3, #31
 8004002:	2b00      	cmp	r3, #0
 8004004:	d102      	bne.n	800400c <USB_ActivateEndpoint+0x250>
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	3b01      	subs	r3, #1
 800400a:	60bb      	str	r3, [r7, #8]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	b29b      	uxth	r3, r3
 8004010:	029b      	lsls	r3, r3, #10
 8004012:	b29b      	uxth	r3, r3
 8004014:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004018:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800401c:	b29b      	uxth	r3, r3
 800401e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	b29c      	uxth	r4, r3
 800402e:	4623      	mov	r3, r4
 8004030:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d014      	beq.n	8004062 <USB_ActivateEndpoint+0x2a6>
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	b29b      	uxth	r3, r3
 8004046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800404a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800404e:	b29c      	uxth	r4, r3
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	441a      	add	r2, r3
 800405a:	4b12      	ldr	r3, [pc, #72]	; (80040a4 <USB_ActivateEndpoint+0x2e8>)
 800405c:	4323      	orrs	r3, r4
 800405e:	b29b      	uxth	r3, r3
 8004060:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	b29b      	uxth	r3, r3
 8004070:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004078:	b29c      	uxth	r4, r3
 800407a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800407e:	b29c      	uxth	r4, r3
 8004080:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004084:	b29c      	uxth	r4, r3
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	441a      	add	r2, r3
 8004090:	4b02      	ldr	r3, [pc, #8]	; (800409c <USB_ActivateEndpoint+0x2e0>)
 8004092:	4323      	orrs	r3, r4
 8004094:	b29b      	uxth	r3, r3
 8004096:	8013      	strh	r3, [r2, #0]
 8004098:	e176      	b.n	8004388 <USB_ActivateEndpoint+0x5cc>
 800409a:	bf00      	nop
 800409c:	ffff8080 	.word	0xffff8080
 80040a0:	ffff80c0 	.word	0xffff80c0
 80040a4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040be:	b29c      	uxth	r4, r3
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	441a      	add	r2, r3
 80040ca:	4b96      	ldr	r3, [pc, #600]	; (8004324 <USB_ActivateEndpoint+0x568>)
 80040cc:	4323      	orrs	r3, r4
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80040d2:	687c      	ldr	r4, [r7, #4]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040da:	b29b      	uxth	r3, r3
 80040dc:	441c      	add	r4, r3
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	4423      	add	r3, r4
 80040e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040ea:	461c      	mov	r4, r3
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	891b      	ldrh	r3, [r3, #8]
 80040f0:	085b      	lsrs	r3, r3, #1
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	8023      	strh	r3, [r4, #0]
 80040fa:	687c      	ldr	r4, [r7, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004102:	b29b      	uxth	r3, r3
 8004104:	441c      	add	r4, r3
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	4423      	add	r3, r4
 800410e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004112:	461c      	mov	r4, r3
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	895b      	ldrh	r3, [r3, #10]
 8004118:	085b      	lsrs	r3, r3, #1
 800411a:	b29b      	uxth	r3, r3
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	b29b      	uxth	r3, r3
 8004120:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	785b      	ldrb	r3, [r3, #1]
 8004126:	2b00      	cmp	r3, #0
 8004128:	f040 8088 	bne.w	800423c <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	b29c      	uxth	r4, r3
 800413a:	4623      	mov	r3, r4
 800413c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d014      	beq.n	800416e <USB_ActivateEndpoint+0x3b2>
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	b29b      	uxth	r3, r3
 8004152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415a:	b29c      	uxth	r4, r3
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	441a      	add	r2, r3
 8004166:	4b70      	ldr	r3, [pc, #448]	; (8004328 <USB_ActivateEndpoint+0x56c>)
 8004168:	4323      	orrs	r3, r4
 800416a:	b29b      	uxth	r3, r3
 800416c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	b29c      	uxth	r4, r3
 800417c:	4623      	mov	r3, r4
 800417e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004182:	2b00      	cmp	r3, #0
 8004184:	d014      	beq.n	80041b0 <USB_ActivateEndpoint+0x3f4>
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419c:	b29c      	uxth	r4, r3
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	441a      	add	r2, r3
 80041a8:	4b60      	ldr	r3, [pc, #384]	; (800432c <USB_ActivateEndpoint+0x570>)
 80041aa:	4323      	orrs	r3, r4
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	881b      	ldrh	r3, [r3, #0]
 80041bc:	b29b      	uxth	r3, r3
 80041be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c6:	b29c      	uxth	r4, r3
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	441a      	add	r2, r3
 80041d2:	4b56      	ldr	r3, [pc, #344]	; (800432c <USB_ActivateEndpoint+0x570>)
 80041d4:	4323      	orrs	r3, r4
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	881b      	ldrh	r3, [r3, #0]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f0:	b29c      	uxth	r4, r3
 80041f2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80041f6:	b29c      	uxth	r4, r3
 80041f8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80041fc:	b29c      	uxth	r4, r3
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	441a      	add	r2, r3
 8004208:	4b49      	ldr	r3, [pc, #292]	; (8004330 <USB_ActivateEndpoint+0x574>)
 800420a:	4323      	orrs	r3, r4
 800420c:	b29b      	uxth	r3, r3
 800420e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4413      	add	r3, r2
 800421a:	881b      	ldrh	r3, [r3, #0]
 800421c:	b29b      	uxth	r3, r3
 800421e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004222:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004226:	b29c      	uxth	r4, r3
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	441a      	add	r2, r3
 8004232:	4b3f      	ldr	r3, [pc, #252]	; (8004330 <USB_ActivateEndpoint+0x574>)
 8004234:	4323      	orrs	r3, r4
 8004236:	b29b      	uxth	r3, r3
 8004238:	8013      	strh	r3, [r2, #0]
 800423a:	e0a5      	b.n	8004388 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b29c      	uxth	r4, r3
 800424a:	4623      	mov	r3, r4
 800424c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d014      	beq.n	800427e <USB_ActivateEndpoint+0x4c2>
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	881b      	ldrh	r3, [r3, #0]
 8004260:	b29b      	uxth	r3, r3
 8004262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800426a:	b29c      	uxth	r4, r3
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	441a      	add	r2, r3
 8004276:	4b2c      	ldr	r3, [pc, #176]	; (8004328 <USB_ActivateEndpoint+0x56c>)
 8004278:	4323      	orrs	r3, r4
 800427a:	b29b      	uxth	r3, r3
 800427c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29c      	uxth	r4, r3
 800428c:	4623      	mov	r3, r4
 800428e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d014      	beq.n	80042c0 <USB_ActivateEndpoint+0x504>
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	881b      	ldrh	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ac:	b29c      	uxth	r4, r3
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	441a      	add	r2, r3
 80042b8:	4b1c      	ldr	r3, [pc, #112]	; (800432c <USB_ActivateEndpoint+0x570>)
 80042ba:	4323      	orrs	r3, r4
 80042bc:	b29b      	uxth	r3, r3
 80042be:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	881b      	ldrh	r3, [r3, #0]
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042d6:	b29c      	uxth	r4, r3
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	441a      	add	r2, r3
 80042e2:	4b11      	ldr	r3, [pc, #68]	; (8004328 <USB_ActivateEndpoint+0x56c>)
 80042e4:	4323      	orrs	r3, r4
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	78db      	ldrb	r3, [r3, #3]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d020      	beq.n	8004334 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004308:	b29c      	uxth	r4, r3
 800430a:	f084 0320 	eor.w	r3, r4, #32
 800430e:	b29c      	uxth	r4, r3
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	441a      	add	r2, r3
 800431a:	4b05      	ldr	r3, [pc, #20]	; (8004330 <USB_ActivateEndpoint+0x574>)
 800431c:	4323      	orrs	r3, r4
 800431e:	b29b      	uxth	r3, r3
 8004320:	8013      	strh	r3, [r2, #0]
 8004322:	e01c      	b.n	800435e <USB_ActivateEndpoint+0x5a2>
 8004324:	ffff8180 	.word	0xffff8180
 8004328:	ffffc080 	.word	0xffffc080
 800432c:	ffff80c0 	.word	0xffff80c0
 8004330:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	881b      	ldrh	r3, [r3, #0]
 8004340:	b29b      	uxth	r3, r3
 8004342:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004346:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800434a:	b29c      	uxth	r4, r3
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	441a      	add	r2, r3
 8004356:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <USB_ActivateEndpoint+0x5d8>)
 8004358:	4323      	orrs	r3, r4
 800435a:	b29b      	uxth	r3, r3
 800435c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004374:	b29c      	uxth	r4, r3
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	441a      	add	r2, r3
 8004380:	4b04      	ldr	r3, [pc, #16]	; (8004394 <USB_ActivateEndpoint+0x5d8>)
 8004382:	4323      	orrs	r3, r4
 8004384:	b29b      	uxth	r3, r3
 8004386:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004388:	7bfb      	ldrb	r3, [r7, #15]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bc90      	pop	{r4, r7}
 8004392:	4770      	bx	lr
 8004394:	ffff8080 	.word	0xffff8080

08004398 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004398:	b490      	push	{r4, r7}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	7b1b      	ldrb	r3, [r3, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d171      	bne.n	800448e <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d036      	beq.n	8004420 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	b29c      	uxth	r4, r3
 80043c0:	4623      	mov	r3, r4
 80043c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d014      	beq.n	80043f4 <USB_DeactivateEndpoint+0x5c>
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e0:	b29c      	uxth	r4, r3
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	441a      	add	r2, r3
 80043ec:	4b6b      	ldr	r3, [pc, #428]	; (800459c <USB_DeactivateEndpoint+0x204>)
 80043ee:	4323      	orrs	r3, r4
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	b29b      	uxth	r3, r3
 8004402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800440a:	b29c      	uxth	r4, r3
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	441a      	add	r2, r3
 8004416:	4b62      	ldr	r3, [pc, #392]	; (80045a0 <USB_DeactivateEndpoint+0x208>)
 8004418:	4323      	orrs	r3, r4
 800441a:	b29b      	uxth	r3, r3
 800441c:	8013      	strh	r3, [r2, #0]
 800441e:	e144      	b.n	80046aa <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	b29c      	uxth	r4, r3
 800442e:	4623      	mov	r3, r4
 8004430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d014      	beq.n	8004462 <USB_DeactivateEndpoint+0xca>
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	b29b      	uxth	r3, r3
 8004446:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800444a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800444e:	b29c      	uxth	r4, r3
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	441a      	add	r2, r3
 800445a:	4b52      	ldr	r3, [pc, #328]	; (80045a4 <USB_DeactivateEndpoint+0x20c>)
 800445c:	4323      	orrs	r3, r4
 800445e:	b29b      	uxth	r3, r3
 8004460:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	4413      	add	r3, r2
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	b29b      	uxth	r3, r3
 8004470:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004478:	b29c      	uxth	r4, r3
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	441a      	add	r2, r3
 8004484:	4b46      	ldr	r3, [pc, #280]	; (80045a0 <USB_DeactivateEndpoint+0x208>)
 8004486:	4323      	orrs	r3, r4
 8004488:	b29b      	uxth	r3, r3
 800448a:	8013      	strh	r3, [r2, #0]
 800448c:	e10d      	b.n	80046aa <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	785b      	ldrb	r3, [r3, #1]
 8004492:	2b00      	cmp	r3, #0
 8004494:	f040 8088 	bne.w	80045a8 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	b29c      	uxth	r4, r3
 80044a6:	4623      	mov	r3, r4
 80044a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d014      	beq.n	80044da <USB_DeactivateEndpoint+0x142>
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	4413      	add	r3, r2
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	b29b      	uxth	r3, r3
 80044be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c6:	b29c      	uxth	r4, r3
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	441a      	add	r2, r3
 80044d2:	4b34      	ldr	r3, [pc, #208]	; (80045a4 <USB_DeactivateEndpoint+0x20c>)
 80044d4:	4323      	orrs	r3, r4
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	881b      	ldrh	r3, [r3, #0]
 80044e6:	b29c      	uxth	r4, r3
 80044e8:	4623      	mov	r3, r4
 80044ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d014      	beq.n	800451c <USB_DeactivateEndpoint+0x184>
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4413      	add	r3, r2
 80044fc:	881b      	ldrh	r3, [r3, #0]
 80044fe:	b29b      	uxth	r3, r3
 8004500:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004508:	b29c      	uxth	r4, r3
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	441a      	add	r2, r3
 8004514:	4b21      	ldr	r3, [pc, #132]	; (800459c <USB_DeactivateEndpoint+0x204>)
 8004516:	4323      	orrs	r3, r4
 8004518:	b29b      	uxth	r3, r3
 800451a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	881b      	ldrh	r3, [r3, #0]
 8004528:	b29b      	uxth	r3, r3
 800452a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800452e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004532:	b29c      	uxth	r4, r3
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	441a      	add	r2, r3
 800453e:	4b17      	ldr	r3, [pc, #92]	; (800459c <USB_DeactivateEndpoint+0x204>)
 8004540:	4323      	orrs	r3, r4
 8004542:	b29b      	uxth	r3, r3
 8004544:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800455c:	b29c      	uxth	r4, r3
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	441a      	add	r2, r3
 8004568:	4b0d      	ldr	r3, [pc, #52]	; (80045a0 <USB_DeactivateEndpoint+0x208>)
 800456a:	4323      	orrs	r3, r4
 800456c:	b29b      	uxth	r3, r3
 800456e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	b29b      	uxth	r3, r3
 800457e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004586:	b29c      	uxth	r4, r3
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	441a      	add	r2, r3
 8004592:	4b03      	ldr	r3, [pc, #12]	; (80045a0 <USB_DeactivateEndpoint+0x208>)
 8004594:	4323      	orrs	r3, r4
 8004596:	b29b      	uxth	r3, r3
 8004598:	8013      	strh	r3, [r2, #0]
 800459a:	e086      	b.n	80046aa <USB_DeactivateEndpoint+0x312>
 800459c:	ffff80c0 	.word	0xffff80c0
 80045a0:	ffff8080 	.word	0xffff8080
 80045a4:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	b29c      	uxth	r4, r3
 80045b6:	4623      	mov	r3, r4
 80045b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d014      	beq.n	80045ea <USB_DeactivateEndpoint+0x252>
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4413      	add	r3, r2
 80045ca:	881b      	ldrh	r3, [r3, #0]
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045d6:	b29c      	uxth	r4, r3
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	441a      	add	r2, r3
 80045e2:	4b35      	ldr	r3, [pc, #212]	; (80046b8 <USB_DeactivateEndpoint+0x320>)
 80045e4:	4323      	orrs	r3, r4
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4413      	add	r3, r2
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	b29c      	uxth	r4, r3
 80045f8:	4623      	mov	r3, r4
 80045fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d014      	beq.n	800462c <USB_DeactivateEndpoint+0x294>
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	881b      	ldrh	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004618:	b29c      	uxth	r4, r3
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	4b25      	ldr	r3, [pc, #148]	; (80046bc <USB_DeactivateEndpoint+0x324>)
 8004626:	4323      	orrs	r3, r4
 8004628:	b29b      	uxth	r3, r3
 800462a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	881b      	ldrh	r3, [r3, #0]
 8004638:	b29b      	uxth	r3, r3
 800463a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800463e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004642:	b29c      	uxth	r4, r3
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	441a      	add	r2, r3
 800464e:	4b1a      	ldr	r3, [pc, #104]	; (80046b8 <USB_DeactivateEndpoint+0x320>)
 8004650:	4323      	orrs	r3, r4
 8004652:	b29b      	uxth	r3, r3
 8004654:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	b29b      	uxth	r3, r3
 8004664:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004668:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800466c:	b29c      	uxth	r4, r3
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	441a      	add	r2, r3
 8004678:	4b11      	ldr	r3, [pc, #68]	; (80046c0 <USB_DeactivateEndpoint+0x328>)
 800467a:	4323      	orrs	r3, r4
 800467c:	b29b      	uxth	r3, r3
 800467e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	b29b      	uxth	r3, r3
 800468e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004696:	b29c      	uxth	r4, r3
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	441a      	add	r2, r3
 80046a2:	4b07      	ldr	r3, [pc, #28]	; (80046c0 <USB_DeactivateEndpoint+0x328>)
 80046a4:	4323      	orrs	r3, r4
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bc90      	pop	{r4, r7}
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	ffffc080 	.word	0xffffc080
 80046bc:	ffff80c0 	.word	0xffff80c0
 80046c0:	ffff8080 	.word	0xffff8080

080046c4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80046c4:	b590      	push	{r4, r7, lr}
 80046c6:	b08d      	sub	sp, #52	; 0x34
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	785b      	ldrb	r3, [r3, #1]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	f040 8160 	bne.w	8004998 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	699a      	ldr	r2, [r3, #24]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d909      	bls.n	80046f8 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f0:	1ad2      	subs	r2, r2, r3
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	619a      	str	r2, [r3, #24]
 80046f6:	e005      	b.n	8004704 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2200      	movs	r2, #0
 8004702:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	7b1b      	ldrb	r3, [r3, #12]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d119      	bne.n	8004740 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	6959      	ldr	r1, [r3, #20]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	88da      	ldrh	r2, [r3, #6]
 8004714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004716:	b29b      	uxth	r3, r3
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 fba2 	bl	8004e62 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800471e:	687c      	ldr	r4, [r7, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004726:	b29b      	uxth	r3, r3
 8004728:	441c      	add	r4, r3
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	4423      	add	r3, r4
 8004732:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004736:	461c      	mov	r4, r3
 8004738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473a:	b29b      	uxth	r3, r3
 800473c:	8023      	strh	r3, [r4, #0]
 800473e:	e10f      	b.n	8004960 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4413      	add	r3, r2
 800474a:	881b      	ldrh	r3, [r3, #0]
 800474c:	b29b      	uxth	r3, r3
 800474e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	d065      	beq.n	8004822 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004756:	687c      	ldr	r4, [r7, #4]
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	785b      	ldrb	r3, [r3, #1]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d148      	bne.n	80047f2 <USB_EPStartXfer+0x12e>
 8004760:	687c      	ldr	r4, [r7, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004768:	b29b      	uxth	r3, r3
 800476a:	441c      	add	r4, r3
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	4423      	add	r3, r4
 8004774:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004778:	461c      	mov	r4, r3
 800477a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10e      	bne.n	800479e <USB_EPStartXfer+0xda>
 8004780:	8823      	ldrh	r3, [r4, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004788:	b29b      	uxth	r3, r3
 800478a:	8023      	strh	r3, [r4, #0]
 800478c:	8823      	ldrh	r3, [r4, #0]
 800478e:	b29b      	uxth	r3, r3
 8004790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004798:	b29b      	uxth	r3, r3
 800479a:	8023      	strh	r3, [r4, #0]
 800479c:	e03d      	b.n	800481a <USB_EPStartXfer+0x156>
 800479e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a0:	2b3e      	cmp	r3, #62	; 0x3e
 80047a2:	d810      	bhi.n	80047c6 <USB_EPStartXfer+0x102>
 80047a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a6:	085b      	lsrs	r3, r3, #1
 80047a8:	627b      	str	r3, [r7, #36]	; 0x24
 80047aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <USB_EPStartXfer+0xf6>
 80047b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b6:	3301      	adds	r3, #1
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	b29b      	uxth	r3, r3
 80047be:	029b      	lsls	r3, r3, #10
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	8023      	strh	r3, [r4, #0]
 80047c4:	e029      	b.n	800481a <USB_EPStartXfer+0x156>
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
 80047cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ce:	f003 031f 	and.w	r3, r3, #31
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d102      	bne.n	80047dc <USB_EPStartXfer+0x118>
 80047d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d8:	3b01      	subs	r3, #1
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
 80047dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047de:	b29b      	uxth	r3, r3
 80047e0:	029b      	lsls	r3, r3, #10
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	8023      	strh	r3, [r4, #0]
 80047f0:	e013      	b.n	800481a <USB_EPStartXfer+0x156>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	785b      	ldrb	r3, [r3, #1]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d10f      	bne.n	800481a <USB_EPStartXfer+0x156>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004800:	b29b      	uxth	r3, r3
 8004802:	441c      	add	r4, r3
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	4423      	add	r3, r4
 800480c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004814:	b29a      	uxth	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	895b      	ldrh	r3, [r3, #10]
 800481e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004820:	e063      	b.n	80048ea <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	785b      	ldrb	r3, [r3, #1]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d148      	bne.n	80048bc <USB_EPStartXfer+0x1f8>
 800482a:	687c      	ldr	r4, [r7, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004832:	b29b      	uxth	r3, r3
 8004834:	441c      	add	r4, r3
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	4423      	add	r3, r4
 800483e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004842:	461c      	mov	r4, r3
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10e      	bne.n	8004868 <USB_EPStartXfer+0x1a4>
 800484a:	8823      	ldrh	r3, [r4, #0]
 800484c:	b29b      	uxth	r3, r3
 800484e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004852:	b29b      	uxth	r3, r3
 8004854:	8023      	strh	r3, [r4, #0]
 8004856:	8823      	ldrh	r3, [r4, #0]
 8004858:	b29b      	uxth	r3, r3
 800485a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800485e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004862:	b29b      	uxth	r3, r3
 8004864:	8023      	strh	r3, [r4, #0]
 8004866:	e03d      	b.n	80048e4 <USB_EPStartXfer+0x220>
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	2b3e      	cmp	r3, #62	; 0x3e
 800486c:	d810      	bhi.n	8004890 <USB_EPStartXfer+0x1cc>
 800486e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004870:	085b      	lsrs	r3, r3, #1
 8004872:	623b      	str	r3, [r7, #32]
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <USB_EPStartXfer+0x1c0>
 800487e:	6a3b      	ldr	r3, [r7, #32]
 8004880:	3301      	adds	r3, #1
 8004882:	623b      	str	r3, [r7, #32]
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	b29b      	uxth	r3, r3
 8004888:	029b      	lsls	r3, r3, #10
 800488a:	b29b      	uxth	r3, r3
 800488c:	8023      	strh	r3, [r4, #0]
 800488e:	e029      	b.n	80048e4 <USB_EPStartXfer+0x220>
 8004890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004892:	095b      	lsrs	r3, r3, #5
 8004894:	623b      	str	r3, [r7, #32]
 8004896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004898:	f003 031f 	and.w	r3, r3, #31
 800489c:	2b00      	cmp	r3, #0
 800489e:	d102      	bne.n	80048a6 <USB_EPStartXfer+0x1e2>
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	623b      	str	r3, [r7, #32]
 80048a6:	6a3b      	ldr	r3, [r7, #32]
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	029b      	lsls	r3, r3, #10
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	8023      	strh	r3, [r4, #0]
 80048ba:	e013      	b.n	80048e4 <USB_EPStartXfer+0x220>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	785b      	ldrb	r3, [r3, #1]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d10f      	bne.n	80048e4 <USB_EPStartXfer+0x220>
 80048c4:	687c      	ldr	r4, [r7, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	441c      	add	r4, r3
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	4423      	add	r3, r4
 80048d8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048dc:	461c      	mov	r4, r3
 80048de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	891b      	ldrh	r3, [r3, #8]
 80048e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	6959      	ldr	r1, [r3, #20]
 80048ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 fab4 	bl	8004e62 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	785b      	ldrb	r3, [r3, #1]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d115      	bne.n	800492e <USB_EPStartXfer+0x26a>
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	4413      	add	r3, r2
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	b29b      	uxth	r3, r3
 8004910:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004918:	b29c      	uxth	r4, r3
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	441a      	add	r2, r3
 8004924:	4b9a      	ldr	r3, [pc, #616]	; (8004b90 <USB_EPStartXfer+0x4cc>)
 8004926:	4323      	orrs	r3, r4
 8004928:	b29b      	uxth	r3, r3
 800492a:	8013      	strh	r3, [r2, #0]
 800492c:	e018      	b.n	8004960 <USB_EPStartXfer+0x29c>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	785b      	ldrb	r3, [r3, #1]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d114      	bne.n	8004960 <USB_EPStartXfer+0x29c>
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4413      	add	r3, r2
 8004940:	881b      	ldrh	r3, [r3, #0]
 8004942:	b29b      	uxth	r3, r3
 8004944:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494c:	b29c      	uxth	r4, r3
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	441a      	add	r2, r3
 8004958:	4b8e      	ldr	r3, [pc, #568]	; (8004b94 <USB_EPStartXfer+0x4d0>)
 800495a:	4323      	orrs	r3, r4
 800495c:	b29b      	uxth	r3, r3
 800495e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	881b      	ldrh	r3, [r3, #0]
 800496c:	b29b      	uxth	r3, r3
 800496e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004972:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004976:	b29c      	uxth	r4, r3
 8004978:	f084 0310 	eor.w	r3, r4, #16
 800497c:	b29c      	uxth	r4, r3
 800497e:	f084 0320 	eor.w	r3, r4, #32
 8004982:	b29c      	uxth	r4, r3
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	441a      	add	r2, r3
 800498e:	4b82      	ldr	r3, [pc, #520]	; (8004b98 <USB_EPStartXfer+0x4d4>)
 8004990:	4323      	orrs	r3, r4
 8004992:	b29b      	uxth	r3, r3
 8004994:	8013      	strh	r3, [r2, #0]
 8004996:	e146      	b.n	8004c26 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699a      	ldr	r2, [r3, #24]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d909      	bls.n	80049b8 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	699a      	ldr	r2, [r3, #24]
 80049ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b0:	1ad2      	subs	r2, r2, r3
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	619a      	str	r2, [r3, #24]
 80049b6:	e005      	b.n	80049c4 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2200      	movs	r2, #0
 80049c2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	7b1b      	ldrb	r3, [r3, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d148      	bne.n	8004a5e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80049cc:	687c      	ldr	r4, [r7, #4]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	441c      	add	r4, r3
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	4423      	add	r3, r4
 80049e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80049e4:	461c      	mov	r4, r3
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10e      	bne.n	8004a0a <USB_EPStartXfer+0x346>
 80049ec:	8823      	ldrh	r3, [r4, #0]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	8023      	strh	r3, [r4, #0]
 80049f8:	8823      	ldrh	r3, [r4, #0]
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	8023      	strh	r3, [r4, #0]
 8004a08:	e0f2      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0c:	2b3e      	cmp	r3, #62	; 0x3e
 8004a0e:	d810      	bhi.n	8004a32 <USB_EPStartXfer+0x36e>
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	085b      	lsrs	r3, r3, #1
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <USB_EPStartXfer+0x362>
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	3301      	adds	r3, #1
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	029b      	lsls	r3, r3, #10
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	8023      	strh	r3, [r4, #0]
 8004a30:	e0de      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	095b      	lsrs	r3, r3, #5
 8004a36:	61fb      	str	r3, [r7, #28]
 8004a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3a:	f003 031f 	and.w	r3, r3, #31
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d102      	bne.n	8004a48 <USB_EPStartXfer+0x384>
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	3b01      	subs	r3, #1
 8004a46:	61fb      	str	r3, [r7, #28]
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	029b      	lsls	r3, r3, #10
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	8023      	strh	r3, [r4, #0]
 8004a5c:	e0c8      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	785b      	ldrb	r3, [r3, #1]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d148      	bne.n	8004af8 <USB_EPStartXfer+0x434>
 8004a66:	687c      	ldr	r4, [r7, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	441c      	add	r4, r3
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	4423      	add	r3, r4
 8004a7a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a7e:	461c      	mov	r4, r3
 8004a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10e      	bne.n	8004aa4 <USB_EPStartXfer+0x3e0>
 8004a86:	8823      	ldrh	r3, [r4, #0]
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	8023      	strh	r3, [r4, #0]
 8004a92:	8823      	ldrh	r3, [r4, #0]
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	8023      	strh	r3, [r4, #0]
 8004aa2:	e03d      	b.n	8004b20 <USB_EPStartXfer+0x45c>
 8004aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa6:	2b3e      	cmp	r3, #62	; 0x3e
 8004aa8:	d810      	bhi.n	8004acc <USB_EPStartXfer+0x408>
 8004aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	61bb      	str	r3, [r7, #24]
 8004ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <USB_EPStartXfer+0x3fc>
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	3301      	adds	r3, #1
 8004abe:	61bb      	str	r3, [r7, #24]
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	029b      	lsls	r3, r3, #10
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	8023      	strh	r3, [r4, #0]
 8004aca:	e029      	b.n	8004b20 <USB_EPStartXfer+0x45c>
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	095b      	lsrs	r3, r3, #5
 8004ad0:	61bb      	str	r3, [r7, #24]
 8004ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad4:	f003 031f 	and.w	r3, r3, #31
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d102      	bne.n	8004ae2 <USB_EPStartXfer+0x41e>
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	029b      	lsls	r3, r3, #10
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	8023      	strh	r3, [r4, #0]
 8004af6:	e013      	b.n	8004b20 <USB_EPStartXfer+0x45c>
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	785b      	ldrb	r3, [r3, #1]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d10f      	bne.n	8004b20 <USB_EPStartXfer+0x45c>
 8004b00:	687c      	ldr	r4, [r7, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	441c      	add	r4, r3
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	4423      	add	r3, r4
 8004b14:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b18:	461c      	mov	r4, r3
 8004b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	8023      	strh	r3, [r4, #0]
 8004b20:	687c      	ldr	r4, [r7, #4]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	785b      	ldrb	r3, [r3, #1]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d14e      	bne.n	8004bc8 <USB_EPStartXfer+0x504>
 8004b2a:	687c      	ldr	r4, [r7, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	441c      	add	r4, r3
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	4423      	add	r3, r4
 8004b3e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b42:	461c      	mov	r4, r3
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10e      	bne.n	8004b68 <USB_EPStartXfer+0x4a4>
 8004b4a:	8823      	ldrh	r3, [r4, #0]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	8023      	strh	r3, [r4, #0]
 8004b56:	8823      	ldrh	r3, [r4, #0]
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	8023      	strh	r3, [r4, #0]
 8004b66:	e043      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6a:	2b3e      	cmp	r3, #62	; 0x3e
 8004b6c:	d816      	bhi.n	8004b9c <USB_EPStartXfer+0x4d8>
 8004b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b70:	085b      	lsrs	r3, r3, #1
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <USB_EPStartXfer+0x4c0>
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	3301      	adds	r3, #1
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	029b      	lsls	r3, r3, #10
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	8023      	strh	r3, [r4, #0]
 8004b8e:	e02f      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004b90:	ffff80c0 	.word	0xffff80c0
 8004b94:	ffffc080 	.word	0xffffc080
 8004b98:	ffff8080 	.word	0xffff8080
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	617b      	str	r3, [r7, #20]
 8004ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba4:	f003 031f 	and.w	r3, r3, #31
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d102      	bne.n	8004bb2 <USB_EPStartXfer+0x4ee>
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	617b      	str	r3, [r7, #20]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	029b      	lsls	r3, r3, #10
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	8023      	strh	r3, [r4, #0]
 8004bc6:	e013      	b.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	785b      	ldrb	r3, [r3, #1]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d10f      	bne.n	8004bf0 <USB_EPStartXfer+0x52c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	441c      	add	r4, r3
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	4423      	add	r3, r4
 8004be2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004be6:	613b      	str	r3, [r7, #16]
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c06:	b29c      	uxth	r4, r3
 8004c08:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004c0c:	b29c      	uxth	r4, r3
 8004c0e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004c12:	b29c      	uxth	r4, r3
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	441a      	add	r2, r3
 8004c1e:	4b04      	ldr	r3, [pc, #16]	; (8004c30 <USB_EPStartXfer+0x56c>)
 8004c20:	4323      	orrs	r3, r4
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3734      	adds	r7, #52	; 0x34
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd90      	pop	{r4, r7, pc}
 8004c30:	ffff8080 	.word	0xffff8080

08004c34 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c34:	b490      	push	{r4, r7}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	785b      	ldrb	r3, [r3, #1]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d018      	beq.n	8004c78 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c5c:	b29c      	uxth	r4, r3
 8004c5e:	f084 0310 	eor.w	r3, r4, #16
 8004c62:	b29c      	uxth	r4, r3
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	441a      	add	r2, r3
 8004c6e:	4b11      	ldr	r3, [pc, #68]	; (8004cb4 <USB_EPSetStall+0x80>)
 8004c70:	4323      	orrs	r3, r4
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	8013      	strh	r3, [r2, #0]
 8004c76:	e017      	b.n	8004ca8 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	881b      	ldrh	r3, [r3, #0]
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c8e:	b29c      	uxth	r4, r3
 8004c90:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004c94:	b29c      	uxth	r4, r3
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	441a      	add	r2, r3
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <USB_EPSetStall+0x80>)
 8004ca2:	4323      	orrs	r3, r4
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3708      	adds	r7, #8
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc90      	pop	{r4, r7}
 8004cb2:	4770      	bx	lr
 8004cb4:	ffff8080 	.word	0xffff8080

08004cb8 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004cb8:	b490      	push	{r4, r7}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	7b1b      	ldrb	r3, [r3, #12]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d17d      	bne.n	8004dc6 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	785b      	ldrb	r3, [r3, #1]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d03d      	beq.n	8004d4e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	881b      	ldrh	r3, [r3, #0]
 8004cde:	b29c      	uxth	r4, r3
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d014      	beq.n	8004d14 <USB_EPClearStall+0x5c>
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d00:	b29c      	uxth	r4, r3
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	441a      	add	r2, r3
 8004d0c:	4b31      	ldr	r3, [pc, #196]	; (8004dd4 <USB_EPClearStall+0x11c>)
 8004d0e:	4323      	orrs	r3, r4
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	78db      	ldrb	r3, [r3, #3]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d054      	beq.n	8004dc6 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d32:	b29c      	uxth	r4, r3
 8004d34:	f084 0320 	eor.w	r3, r4, #32
 8004d38:	b29c      	uxth	r4, r3
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	441a      	add	r2, r3
 8004d44:	4b24      	ldr	r3, [pc, #144]	; (8004dd8 <USB_EPClearStall+0x120>)
 8004d46:	4323      	orrs	r3, r4
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	8013      	strh	r3, [r2, #0]
 8004d4c:	e03b      	b.n	8004dc6 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	b29c      	uxth	r4, r3
 8004d5c:	4623      	mov	r3, r4
 8004d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d014      	beq.n	8004d90 <USB_EPClearStall+0xd8>
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4413      	add	r3, r2
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d7c:	b29c      	uxth	r4, r3
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	441a      	add	r2, r3
 8004d88:	4b14      	ldr	r3, [pc, #80]	; (8004ddc <USB_EPClearStall+0x124>)
 8004d8a:	4323      	orrs	r3, r4
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	881b      	ldrh	r3, [r3, #0]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da6:	b29c      	uxth	r4, r3
 8004da8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004dac:	b29c      	uxth	r4, r3
 8004dae:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004db2:	b29c      	uxth	r4, r3
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	441a      	add	r2, r3
 8004dbe:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <USB_EPClearStall+0x120>)
 8004dc0:	4323      	orrs	r3, r4
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3708      	adds	r7, #8
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bc90      	pop	{r4, r7}
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	ffff80c0 	.word	0xffff80c0
 8004dd8:	ffff8080 	.word	0xffff8080
 8004ddc:	ffffc080 	.word	0xffffc080

08004de0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	460b      	mov	r3, r1
 8004dea:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2280      	movs	r2, #128	; 0x80
 8004df6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr

08004e06 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bc80      	pop	{r7}
 8004e18:	4770      	bx	lr

08004e1a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b083      	sub	sp, #12
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bc80      	pop	{r7}
 8004e2c:	4770      	bx	lr

08004e2e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b085      	sub	sp, #20
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004e40:	68fb      	ldr	r3, [r7, #12]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3714      	adds	r7, #20
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bc80      	pop	{r7}
 8004e4a:	4770      	bx	lr

08004e4c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr

08004e62 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b08d      	sub	sp, #52	; 0x34
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	461a      	mov	r2, r3
 8004e70:	460b      	mov	r3, r1
 8004e72:	80fb      	strh	r3, [r7, #6]
 8004e74:	4613      	mov	r3, r2
 8004e76:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004e78:	88bb      	ldrh	r3, [r7, #4]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	085b      	lsrs	r3, r3, #1
 8004e7e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004e88:	88fb      	ldrh	r3, [r7, #6]
 8004e8a:	005a      	lsls	r2, r3, #1
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e94:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e9a:	e01e      	b.n	8004eda <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	021b      	lsls	r3, r3, #8
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec4:	3302      	adds	r3, #2
 8004ec6:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8004ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eca:	3302      	adds	r3, #2
 8004ecc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8004ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1dd      	bne.n	8004e9c <USB_WritePMA+0x3a>
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	3734      	adds	r7, #52	; 0x34
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bc80      	pop	{r7}
 8004ee8:	4770      	bx	lr

08004eea <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b08b      	sub	sp, #44	; 0x2c
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	60f8      	str	r0, [r7, #12]
 8004ef2:	60b9      	str	r1, [r7, #8]
 8004ef4:	4611      	mov	r1, r2
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	460b      	mov	r3, r1
 8004efa:	80fb      	strh	r3, [r7, #6]
 8004efc:	4613      	mov	r3, r2
 8004efe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8004f00:	88bb      	ldrh	r3, [r7, #4]
 8004f02:	085b      	lsrs	r3, r3, #1
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004f10:	88fb      	ldrh	r3, [r7, #6]
 8004f12:	005a      	lsls	r2, r3, #1
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f1c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	627b      	str	r3, [r7, #36]	; 0x24
 8004f22:	e01b      	b.n	8004f5c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8004f24:	6a3b      	ldr	r3, [r7, #32]
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	3302      	adds	r3, #2
 8004f30:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	0a1b      	lsrs	r3, r3, #8
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	3302      	adds	r3, #2
 8004f54:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1e0      	bne.n	8004f24 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8004f62:	88bb      	ldrh	r3, [r7, #4]
 8004f64:	f003 0301 	and.w	r3, r3, #1
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d007      	beq.n	8004f7e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	b2da      	uxtb	r2, r3
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	701a      	strb	r2, [r3, #0]
  }
}
 8004f7e:	bf00      	nop
 8004f80:	372c      	adds	r7, #44	; 0x2c
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bc80      	pop	{r7}
 8004f86:	4770      	bx	lr

08004f88 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	7c1b      	ldrb	r3, [r3, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d115      	bne.n	8004fcc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004fa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	2181      	movs	r1, #129	; 0x81
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f001 fe6c 	bl	8006c86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004fb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fb8:	2202      	movs	r2, #2
 8004fba:	2101      	movs	r1, #1
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f001 fe62 	bl	8006c86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8004fca:	e012      	b.n	8004ff2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004fcc:	2340      	movs	r3, #64	; 0x40
 8004fce:	2202      	movs	r2, #2
 8004fd0:	2181      	movs	r1, #129	; 0x81
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f001 fe57 	bl	8006c86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004fde:	2340      	movs	r3, #64	; 0x40
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f001 fe4e 	bl	8006c86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004ff2:	2308      	movs	r3, #8
 8004ff4:	2203      	movs	r2, #3
 8004ff6:	2182      	movs	r1, #130	; 0x82
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f001 fe44 	bl	8006c86 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005004:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005008:	f001 ff5e 	bl	8006ec8 <USBD_static_malloc>
 800500c:	4602      	mov	r2, r0
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800501a:	2b00      	cmp	r3, #0
 800501c:	d102      	bne.n	8005024 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800501e:	2301      	movs	r3, #1
 8005020:	73fb      	strb	r3, [r7, #15]
 8005022:	e026      	b.n	8005072 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800502a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2200      	movs	r2, #0
 800503a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2200      	movs	r2, #0
 8005042:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	7c1b      	ldrb	r3, [r3, #16]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d109      	bne.n	8005062 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005054:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005058:	2101      	movs	r1, #1
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f001 fefd 	bl	8006e5a <USBD_LL_PrepareReceive>
 8005060:	e007      	b.n	8005072 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005068:	2340      	movs	r3, #64	; 0x40
 800506a:	2101      	movs	r1, #1
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f001 fef4 	bl	8006e5a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005072:	7bfb      	ldrb	r3, [r7, #15]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	460b      	mov	r3, r1
 8005086:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800508c:	2181      	movs	r1, #129	; 0x81
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f001 fe1f 	bl	8006cd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800509a:	2101      	movs	r1, #1
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f001 fe18 	bl	8006cd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80050aa:	2182      	movs	r1, #130	; 0x82
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f001 fe10 	bl	8006cd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00e      	beq.n	80050e0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050d2:	4618      	mov	r0, r3
 80050d4:	f001 ff04 	bl	8006ee0 <USBD_static_free>
    pdev->pClassData = NULL;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80050e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b086      	sub	sp, #24
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050fa:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005100:	2300      	movs	r3, #0
 8005102:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005110:	2b00      	cmp	r3, #0
 8005112:	d039      	beq.n	8005188 <USBD_CDC_Setup+0x9e>
 8005114:	2b20      	cmp	r3, #32
 8005116:	d17c      	bne.n	8005212 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	88db      	ldrh	r3, [r3, #6]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d029      	beq.n	8005174 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	b25b      	sxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	da11      	bge.n	800514e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005136:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	88d2      	ldrh	r2, [r2, #6]
 800513c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800513e:	6939      	ldr	r1, [r7, #16]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	88db      	ldrh	r3, [r3, #6]
 8005144:	461a      	mov	r2, r3
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f001 f9f6 	bl	8006538 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800514c:	e068      	b.n	8005220 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	785a      	ldrb	r2, [r3, #1]
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	88db      	ldrh	r3, [r3, #6]
 800515c:	b2da      	uxtb	r2, r3
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005164:	6939      	ldr	r1, [r7, #16]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	88db      	ldrh	r3, [r3, #6]
 800516a:	461a      	mov	r2, r3
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f001 fa11 	bl	8006594 <USBD_CtlPrepareRx>
      break;
 8005172:	e055      	b.n	8005220 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	7850      	ldrb	r0, [r2, #1]
 8005180:	2200      	movs	r2, #0
 8005182:	6839      	ldr	r1, [r7, #0]
 8005184:	4798      	blx	r3
      break;
 8005186:	e04b      	b.n	8005220 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	785b      	ldrb	r3, [r3, #1]
 800518c:	2b0a      	cmp	r3, #10
 800518e:	d017      	beq.n	80051c0 <USBD_CDC_Setup+0xd6>
 8005190:	2b0b      	cmp	r3, #11
 8005192:	d029      	beq.n	80051e8 <USBD_CDC_Setup+0xfe>
 8005194:	2b00      	cmp	r3, #0
 8005196:	d133      	bne.n	8005200 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d107      	bne.n	80051b2 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80051a2:	f107 030c 	add.w	r3, r7, #12
 80051a6:	2202      	movs	r2, #2
 80051a8:	4619      	mov	r1, r3
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f001 f9c4 	bl	8006538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80051b0:	e02e      	b.n	8005210 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80051b2:	6839      	ldr	r1, [r7, #0]
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f001 f955 	bl	8006464 <USBD_CtlError>
            ret = USBD_FAIL;
 80051ba:	2302      	movs	r3, #2
 80051bc:	75fb      	strb	r3, [r7, #23]
          break;
 80051be:	e027      	b.n	8005210 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d107      	bne.n	80051da <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80051ca:	f107 030f 	add.w	r3, r7, #15
 80051ce:	2201      	movs	r2, #1
 80051d0:	4619      	mov	r1, r3
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f001 f9b0 	bl	8006538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80051d8:	e01a      	b.n	8005210 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80051da:	6839      	ldr	r1, [r7, #0]
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f001 f941 	bl	8006464 <USBD_CtlError>
            ret = USBD_FAIL;
 80051e2:	2302      	movs	r3, #2
 80051e4:	75fb      	strb	r3, [r7, #23]
          break;
 80051e6:	e013      	b.n	8005210 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d00d      	beq.n	800520e <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 80051f2:	6839      	ldr	r1, [r7, #0]
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f001 f935 	bl	8006464 <USBD_CtlError>
            ret = USBD_FAIL;
 80051fa:	2302      	movs	r3, #2
 80051fc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80051fe:	e006      	b.n	800520e <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005200:	6839      	ldr	r1, [r7, #0]
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f001 f92e 	bl	8006464 <USBD_CtlError>
          ret = USBD_FAIL;
 8005208:	2302      	movs	r3, #2
 800520a:	75fb      	strb	r3, [r7, #23]
          break;
 800520c:	e000      	b.n	8005210 <USBD_CDC_Setup+0x126>
          break;
 800520e:	bf00      	nop
      }
      break;
 8005210:	e006      	b.n	8005220 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005212:	6839      	ldr	r1, [r7, #0]
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f001 f925 	bl	8006464 <USBD_CtlError>
      ret = USBD_FAIL;
 800521a:	2302      	movs	r3, #2
 800521c:	75fb      	strb	r3, [r7, #23]
      break;
 800521e:	bf00      	nop
  }

  return ret;
 8005220:	7dfb      	ldrb	r3, [r7, #23]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	460b      	mov	r3, r1
 8005234:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800523c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005244:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d037      	beq.n	80052c0 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005250:	78fa      	ldrb	r2, [r7, #3]
 8005252:	6879      	ldr	r1, [r7, #4]
 8005254:	4613      	mov	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	440b      	add	r3, r1
 800525e:	331c      	adds	r3, #28
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d026      	beq.n	80052b4 <USBD_CDC_DataIn+0x8a>
 8005266:	78fa      	ldrb	r2, [r7, #3]
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	440b      	add	r3, r1
 8005274:	331c      	adds	r3, #28
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	78fa      	ldrb	r2, [r7, #3]
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	0152      	lsls	r2, r2, #5
 800527e:	440a      	add	r2, r1
 8005280:	3238      	adds	r2, #56	; 0x38
 8005282:	6812      	ldr	r2, [r2, #0]
 8005284:	fbb3 f1f2 	udiv	r1, r3, r2
 8005288:	fb02 f201 	mul.w	r2, r2, r1
 800528c:	1a9b      	subs	r3, r3, r2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d110      	bne.n	80052b4 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005292:	78fa      	ldrb	r2, [r7, #3]
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	440b      	add	r3, r1
 80052a0:	331c      	adds	r3, #28
 80052a2:	2200      	movs	r2, #0
 80052a4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80052a6:	78f9      	ldrb	r1, [r7, #3]
 80052a8:	2300      	movs	r3, #0
 80052aa:	2200      	movs	r2, #0
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f001 fdb1 	bl	8006e14 <USBD_LL_Transmit>
 80052b2:	e003      	b.n	80052bc <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80052bc:	2300      	movs	r3, #0
 80052be:	e000      	b.n	80052c2 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 80052c0:	2302      	movs	r3, #2
  }
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b084      	sub	sp, #16
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	460b      	mov	r3, r1
 80052d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80052de:	78fb      	ldrb	r3, [r7, #3]
 80052e0:	4619      	mov	r1, r3
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f001 fddc 	bl	8006ea0 <USBD_LL_GetRxDataSize>
 80052e8:	4602      	mov	r2, r0
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800530e:	4611      	mov	r1, r2
 8005310:	4798      	blx	r3

    return USBD_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	e000      	b.n	8005318 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8005316:	2302      	movs	r3, #2
  }
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800532e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005336:	2b00      	cmp	r3, #0
 8005338:	d015      	beq.n	8005366 <USBD_CDC_EP0_RxReady+0x46>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005340:	2bff      	cmp	r3, #255	; 0xff
 8005342:	d010      	beq.n	8005366 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005352:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800535a:	b292      	uxth	r2, r2
 800535c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	22ff      	movs	r2, #255	; 0xff
 8005362:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2243      	movs	r2, #67	; 0x43
 800537c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800537e:	4b03      	ldr	r3, [pc, #12]	; (800538c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005380:	4618      	mov	r0, r3
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20000094 	.word	0x20000094

08005390 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2243      	movs	r2, #67	; 0x43
 800539c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800539e:	4b03      	ldr	r3, [pc, #12]	; (80053ac <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	20000050 	.word	0x20000050

080053b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2243      	movs	r2, #67	; 0x43
 80053bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80053be:	4b03      	ldr	r3, [pc, #12]	; (80053cc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	200000d8 	.word	0x200000d8

080053d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	220a      	movs	r2, #10
 80053dc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80053de:	4b03      	ldr	r3, [pc, #12]	; (80053ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	2000000c 	.word	0x2000000c

080053f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80053fa:	2302      	movs	r3, #2
 80053fc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d005      	beq.n	8005410 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005410:	7bfb      	ldrb	r3, [r7, #15]
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	bc80      	pop	{r7}
 800541a:	4770      	bx	lr

0800541c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	4613      	mov	r3, r2
 8005428:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005430:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	371c      	adds	r7, #28
 8005448:	46bd      	mov	sp, r7
 800544a:	bc80      	pop	{r7}
 800544c:	4770      	bx	lr

0800544e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800544e:	b480      	push	{r7}
 8005450:	b085      	sub	sp, #20
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
 8005456:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800545e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr

08005474 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005482:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800548a:	2b00      	cmp	r3, #0
 800548c:	d01c      	beq.n	80054c8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005494:	2b00      	cmp	r3, #0
 8005496:	d115      	bne.n	80054c4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	2181      	movs	r1, #129	; 0x81
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f001 fcaa 	bl	8006e14 <USBD_LL_Transmit>

      return USBD_OK;
 80054c0:	2300      	movs	r3, #0
 80054c2:	e002      	b.n	80054ca <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e000      	b.n	80054ca <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80054c8:	2302      	movs	r3, #2
  }
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054e0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d017      	beq.n	800551c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	7c1b      	ldrb	r3, [r3, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d109      	bne.n	8005508 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80054fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054fe:	2101      	movs	r1, #1
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f001 fcaa 	bl	8006e5a <USBD_LL_PrepareReceive>
 8005506:	e007      	b.n	8005518 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800550e:	2340      	movs	r3, #64	; 0x40
 8005510:	2101      	movs	r1, #1
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f001 fca1 	bl	8006e5a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005518:	2300      	movs	r3, #0
 800551a:	e000      	b.n	800551e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800551c:	2302      	movs	r3, #2
  }
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	4613      	mov	r3, r2
 8005532:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800553a:	2302      	movs	r3, #2
 800553c:	e01a      	b.n	8005574 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	79fa      	ldrb	r2, [r7, #7]
 800556a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f001 fb15 	bl	8006b9c <USBD_LL_Init>

  return USBD_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005586:	2300      	movs	r3, #0
 8005588:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d006      	beq.n	800559e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8005598:	2300      	movs	r3, #0
 800559a:	73fb      	strb	r3, [r7, #15]
 800559c:	e001      	b.n	80055a2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800559e:	2302      	movs	r3, #2
 80055a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3714      	adds	r7, #20
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bc80      	pop	{r7}
 80055ac:	4770      	bx	lr

080055ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b082      	sub	sp, #8
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f001 fb4a 	bl	8006c50 <USBD_LL_Start>

  return USBD_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b084      	sub	sp, #16
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	460b      	mov	r3, r1
 80055e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80055e6:	2302      	movs	r3, #2
 80055e8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00c      	beq.n	800560e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	78fa      	ldrb	r2, [r7, #3]
 80055fe:	4611      	mov	r1, r2
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	4798      	blx	r3
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800560e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	78fa      	ldrb	r2, [r7, #3]
 800562e:	4611      	mov	r1, r2
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	4798      	blx	r3

  return USBD_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b082      	sub	sp, #8
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800564e:	6839      	ldr	r1, [r7, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fecb 	bl	80063ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005664:	461a      	mov	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005672:	f003 031f 	and.w	r3, r3, #31
 8005676:	2b01      	cmp	r3, #1
 8005678:	d00c      	beq.n	8005694 <USBD_LL_SetupStage+0x56>
 800567a:	2b01      	cmp	r3, #1
 800567c:	d302      	bcc.n	8005684 <USBD_LL_SetupStage+0x46>
 800567e:	2b02      	cmp	r3, #2
 8005680:	d010      	beq.n	80056a4 <USBD_LL_SetupStage+0x66>
 8005682:	e017      	b.n	80056b4 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800568a:	4619      	mov	r1, r3
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f9cb 	bl	8005a28 <USBD_StdDevReq>
      break;
 8005692:	e01a      	b.n	80056ca <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800569a:	4619      	mov	r1, r3
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fa2d 	bl	8005afc <USBD_StdItfReq>
      break;
 80056a2:	e012      	b.n	80056ca <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80056aa:	4619      	mov	r1, r3
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 fa6b 	bl	8005b88 <USBD_StdEPReq>
      break;
 80056b2:	e00a      	b.n	80056ca <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80056ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f001 fb24 	bl	8006d10 <USBD_LL_StallEP>
      break;
 80056c8:	bf00      	nop
  }

  return USBD_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3708      	adds	r7, #8
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	460b      	mov	r3, r1
 80056de:	607a      	str	r2, [r7, #4]
 80056e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80056e2:	7afb      	ldrb	r3, [r7, #11]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d14b      	bne.n	8005780 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80056ee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d134      	bne.n	8005764 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	429a      	cmp	r2, r3
 8005704:	d919      	bls.n	800573a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800571c:	429a      	cmp	r2, r3
 800571e:	d203      	bcs.n	8005728 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005724:	b29b      	uxth	r3, r3
 8005726:	e002      	b.n	800572e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800572c:	b29b      	uxth	r3, r3
 800572e:	461a      	mov	r2, r3
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 ff4c 	bl	80065d0 <USBD_CtlContinueRx>
 8005738:	e038      	b.n	80057ac <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800574c:	2b03      	cmp	r3, #3
 800574e:	d105      	bne.n	800575c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 ff49 	bl	80065f4 <USBD_CtlSendStatus>
 8005762:	e023      	b.n	80057ac <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800576a:	2b05      	cmp	r3, #5
 800576c:	d11e      	bne.n	80057ac <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005776:	2100      	movs	r1, #0
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f001 fac9 	bl	8006d10 <USBD_LL_StallEP>
 800577e:	e015      	b.n	80057ac <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00d      	beq.n	80057a8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005792:	2b03      	cmp	r3, #3
 8005794:	d108      	bne.n	80057a8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	7afa      	ldrb	r2, [r7, #11]
 80057a0:	4611      	mov	r1, r2
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	4798      	blx	r3
 80057a6:	e001      	b.n	80057ac <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80057a8:	2302      	movs	r3, #2
 80057aa:	e000      	b.n	80057ae <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3718      	adds	r7, #24
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b086      	sub	sp, #24
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	60f8      	str	r0, [r7, #12]
 80057be:	460b      	mov	r3, r1
 80057c0:	607a      	str	r2, [r7, #4]
 80057c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80057c4:	7afb      	ldrb	r3, [r7, #11]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d17f      	bne.n	80058ca <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	3314      	adds	r3, #20
 80057ce:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d15c      	bne.n	8005894 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d915      	bls.n	8005812 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	1ad2      	subs	r2, r2, r3
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	461a      	mov	r2, r3
 80057fc:	6879      	ldr	r1, [r7, #4]
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 feb6 	bl	8006570 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005804:	2300      	movs	r3, #0
 8005806:	2200      	movs	r2, #0
 8005808:	2100      	movs	r1, #0
 800580a:	68f8      	ldr	r0, [r7, #12]
 800580c:	f001 fb25 	bl	8006e5a <USBD_LL_PrepareReceive>
 8005810:	e04e      	b.n	80058b0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	6912      	ldr	r2, [r2, #16]
 800581a:	fbb3 f1f2 	udiv	r1, r3, r2
 800581e:	fb02 f201 	mul.w	r2, r2, r1
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d11c      	bne.n	8005862 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005830:	429a      	cmp	r2, r3
 8005832:	d316      	bcc.n	8005862 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800583e:	429a      	cmp	r2, r3
 8005840:	d20f      	bcs.n	8005862 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005842:	2200      	movs	r2, #0
 8005844:	2100      	movs	r1, #0
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 fe92 	bl	8006570 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005854:	2300      	movs	r3, #0
 8005856:	2200      	movs	r2, #0
 8005858:	2100      	movs	r1, #0
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f001 fafd 	bl	8006e5a <USBD_LL_PrepareReceive>
 8005860:	e026      	b.n	80058b0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005874:	2b03      	cmp	r3, #3
 8005876:	d105      	bne.n	8005884 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005884:	2180      	movs	r1, #128	; 0x80
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f001 fa42 	bl	8006d10 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 fec4 	bl	800661a <USBD_CtlReceiveStatus>
 8005892:	e00d      	b.n	80058b0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800589a:	2b04      	cmp	r3, #4
 800589c:	d004      	beq.n	80058a8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d103      	bne.n	80058b0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80058a8:	2180      	movs	r1, #128	; 0x80
 80058aa:	68f8      	ldr	r0, [r7, #12]
 80058ac:	f001 fa30 	bl	8006d10 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d11d      	bne.n	80058f6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7ff fe83 	bl	80055c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80058c8:	e015      	b.n	80058f6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00d      	beq.n	80058f2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80058dc:	2b03      	cmp	r3, #3
 80058de:	d108      	bne.n	80058f2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	7afa      	ldrb	r2, [r7, #11]
 80058ea:	4611      	mov	r1, r2
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	4798      	blx	r3
 80058f0:	e001      	b.n	80058f6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80058f2:	2302      	movs	r3, #2
 80058f4:	e000      	b.n	80058f8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3718      	adds	r7, #24
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005908:	2340      	movs	r3, #64	; 0x40
 800590a:	2200      	movs	r2, #0
 800590c:	2100      	movs	r1, #0
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f001 f9b9 	bl	8006c86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2240      	movs	r2, #64	; 0x40
 8005920:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005924:	2340      	movs	r3, #64	; 0x40
 8005926:	2200      	movs	r2, #0
 8005928:	2180      	movs	r1, #128	; 0x80
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f001 f9ab 	bl	8006c86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2240      	movs	r2, #64	; 0x40
 800593a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d009      	beq.n	8005978 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6852      	ldr	r2, [r2, #4]
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	4611      	mov	r1, r2
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4798      	blx	r3
  }

  return USBD_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
 800598a:	460b      	mov	r3, r1
 800598c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	78fa      	ldrb	r2, [r7, #3]
 8005992:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr

080059a0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2204      	movs	r2, #4
 80059b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bc80      	pop	{r7}
 80059c6:	4770      	bx	lr

080059c8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	d105      	bne.n	80059e6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bc80      	pop	{r7}
 80059f0:	4770      	bx	lr

080059f2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b082      	sub	sp, #8
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d10b      	bne.n	8005a1c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d005      	beq.n	8005a1c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3708      	adds	r7, #8
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
	...

08005a28 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a32:	2300      	movs	r3, #0
 8005a34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005a3e:	2b20      	cmp	r3, #32
 8005a40:	d004      	beq.n	8005a4c <USBD_StdDevReq+0x24>
 8005a42:	2b40      	cmp	r3, #64	; 0x40
 8005a44:	d002      	beq.n	8005a4c <USBD_StdDevReq+0x24>
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d008      	beq.n	8005a5c <USBD_StdDevReq+0x34>
 8005a4a:	e04c      	b.n	8005ae6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	6839      	ldr	r1, [r7, #0]
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	4798      	blx	r3
      break;
 8005a5a:	e049      	b.n	8005af0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	785b      	ldrb	r3, [r3, #1]
 8005a60:	2b09      	cmp	r3, #9
 8005a62:	d83a      	bhi.n	8005ada <USBD_StdDevReq+0xb2>
 8005a64:	a201      	add	r2, pc, #4	; (adr r2, 8005a6c <USBD_StdDevReq+0x44>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005abd 	.word	0x08005abd
 8005a70:	08005ad1 	.word	0x08005ad1
 8005a74:	08005adb 	.word	0x08005adb
 8005a78:	08005ac7 	.word	0x08005ac7
 8005a7c:	08005adb 	.word	0x08005adb
 8005a80:	08005a9f 	.word	0x08005a9f
 8005a84:	08005a95 	.word	0x08005a95
 8005a88:	08005adb 	.word	0x08005adb
 8005a8c:	08005ab3 	.word	0x08005ab3
 8005a90:	08005aa9 	.word	0x08005aa9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005a94:	6839      	ldr	r1, [r7, #0]
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f9d4 	bl	8005e44 <USBD_GetDescriptor>
          break;
 8005a9c:	e022      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005a9e:	6839      	ldr	r1, [r7, #0]
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 fb37 	bl	8006114 <USBD_SetAddress>
          break;
 8005aa6:	e01d      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005aa8:	6839      	ldr	r1, [r7, #0]
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fb74 	bl	8006198 <USBD_SetConfig>
          break;
 8005ab0:	e018      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005ab2:	6839      	ldr	r1, [r7, #0]
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 fbfd 	bl	80062b4 <USBD_GetConfig>
          break;
 8005aba:	e013      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005abc:	6839      	ldr	r1, [r7, #0]
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fc2c 	bl	800631c <USBD_GetStatus>
          break;
 8005ac4:	e00e      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005ac6:	6839      	ldr	r1, [r7, #0]
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 fc5a 	bl	8006382 <USBD_SetFeature>
          break;
 8005ace:	e009      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005ad0:	6839      	ldr	r1, [r7, #0]
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 fc69 	bl	80063aa <USBD_ClrFeature>
          break;
 8005ad8:	e004      	b.n	8005ae4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005ada:	6839      	ldr	r1, [r7, #0]
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 fcc1 	bl	8006464 <USBD_CtlError>
          break;
 8005ae2:	bf00      	nop
      }
      break;
 8005ae4:	e004      	b.n	8005af0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005ae6:	6839      	ldr	r1, [r7, #0]
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 fcbb 	bl	8006464 <USBD_CtlError>
      break;
 8005aee:	bf00      	nop
  }

  return ret;
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop

08005afc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b12:	2b20      	cmp	r3, #32
 8005b14:	d003      	beq.n	8005b1e <USBD_StdItfReq+0x22>
 8005b16:	2b40      	cmp	r3, #64	; 0x40
 8005b18:	d001      	beq.n	8005b1e <USBD_StdItfReq+0x22>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d12a      	bne.n	8005b74 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b24:	3b01      	subs	r3, #1
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d81d      	bhi.n	8005b66 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	889b      	ldrh	r3, [r3, #4]
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d813      	bhi.n	8005b5c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	6839      	ldr	r1, [r7, #0]
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	4798      	blx	r3
 8005b42:	4603      	mov	r3, r0
 8005b44:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	88db      	ldrh	r3, [r3, #6]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d110      	bne.n	8005b70 <USBD_StdItfReq+0x74>
 8005b4e:	7bfb      	ldrb	r3, [r7, #15]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10d      	bne.n	8005b70 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fd4d 	bl	80065f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005b5a:	e009      	b.n	8005b70 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005b5c:	6839      	ldr	r1, [r7, #0]
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 fc80 	bl	8006464 <USBD_CtlError>
          break;
 8005b64:	e004      	b.n	8005b70 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005b66:	6839      	ldr	r1, [r7, #0]
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 fc7b 	bl	8006464 <USBD_CtlError>
          break;
 8005b6e:	e000      	b.n	8005b72 <USBD_StdItfReq+0x76>
          break;
 8005b70:	bf00      	nop
      }
      break;
 8005b72:	e004      	b.n	8005b7e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005b74:	6839      	ldr	r1, [r7, #0]
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 fc74 	bl	8006464 <USBD_CtlError>
      break;
 8005b7c:	bf00      	nop
  }

  return USBD_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	889b      	ldrh	r3, [r3, #4]
 8005b9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005ba4:	2b20      	cmp	r3, #32
 8005ba6:	d004      	beq.n	8005bb2 <USBD_StdEPReq+0x2a>
 8005ba8:	2b40      	cmp	r3, #64	; 0x40
 8005baa:	d002      	beq.n	8005bb2 <USBD_StdEPReq+0x2a>
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <USBD_StdEPReq+0x3a>
 8005bb0:	e13d      	b.n	8005e2e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	6839      	ldr	r1, [r7, #0]
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	4798      	blx	r3
      break;
 8005bc0:	e13a      	b.n	8005e38 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d10a      	bne.n	8005be4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	6839      	ldr	r1, [r7, #0]
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	4798      	blx	r3
 8005bdc:	4603      	mov	r3, r0
 8005bde:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	e12a      	b.n	8005e3a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	785b      	ldrb	r3, [r3, #1]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d03e      	beq.n	8005c6a <USBD_StdEPReq+0xe2>
 8005bec:	2b03      	cmp	r3, #3
 8005bee:	d002      	beq.n	8005bf6 <USBD_StdEPReq+0x6e>
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d070      	beq.n	8005cd6 <USBD_StdEPReq+0x14e>
 8005bf4:	e115      	b.n	8005e22 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d002      	beq.n	8005c06 <USBD_StdEPReq+0x7e>
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d015      	beq.n	8005c30 <USBD_StdEPReq+0xa8>
 8005c04:	e02b      	b.n	8005c5e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c06:	7bbb      	ldrb	r3, [r7, #14]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00c      	beq.n	8005c26 <USBD_StdEPReq+0x9e>
 8005c0c:	7bbb      	ldrb	r3, [r7, #14]
 8005c0e:	2b80      	cmp	r3, #128	; 0x80
 8005c10:	d009      	beq.n	8005c26 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005c12:	7bbb      	ldrb	r3, [r7, #14]
 8005c14:	4619      	mov	r1, r3
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f001 f87a 	bl	8006d10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005c1c:	2180      	movs	r1, #128	; 0x80
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f001 f876 	bl	8006d10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005c24:	e020      	b.n	8005c68 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005c26:	6839      	ldr	r1, [r7, #0]
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 fc1b 	bl	8006464 <USBD_CtlError>
              break;
 8005c2e:	e01b      	b.n	8005c68 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	885b      	ldrh	r3, [r3, #2]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10e      	bne.n	8005c56 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005c38:	7bbb      	ldrb	r3, [r7, #14]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00b      	beq.n	8005c56 <USBD_StdEPReq+0xce>
 8005c3e:	7bbb      	ldrb	r3, [r7, #14]
 8005c40:	2b80      	cmp	r3, #128	; 0x80
 8005c42:	d008      	beq.n	8005c56 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	88db      	ldrh	r3, [r3, #6]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d104      	bne.n	8005c56 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005c4c:	7bbb      	ldrb	r3, [r7, #14]
 8005c4e:	4619      	mov	r1, r3
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 f85d 	bl	8006d10 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 fccc 	bl	80065f4 <USBD_CtlSendStatus>

              break;
 8005c5c:	e004      	b.n	8005c68 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 fbff 	bl	8006464 <USBD_CtlError>
              break;
 8005c66:	bf00      	nop
          }
          break;
 8005c68:	e0e0      	b.n	8005e2c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d002      	beq.n	8005c7a <USBD_StdEPReq+0xf2>
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	d015      	beq.n	8005ca4 <USBD_StdEPReq+0x11c>
 8005c78:	e026      	b.n	8005cc8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c7a:	7bbb      	ldrb	r3, [r7, #14]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00c      	beq.n	8005c9a <USBD_StdEPReq+0x112>
 8005c80:	7bbb      	ldrb	r3, [r7, #14]
 8005c82:	2b80      	cmp	r3, #128	; 0x80
 8005c84:	d009      	beq.n	8005c9a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005c86:	7bbb      	ldrb	r3, [r7, #14]
 8005c88:	4619      	mov	r1, r3
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f001 f840 	bl	8006d10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005c90:	2180      	movs	r1, #128	; 0x80
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f001 f83c 	bl	8006d10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005c98:	e01c      	b.n	8005cd4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005c9a:	6839      	ldr	r1, [r7, #0]
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 fbe1 	bl	8006464 <USBD_CtlError>
              break;
 8005ca2:	e017      	b.n	8005cd4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	885b      	ldrh	r3, [r3, #2]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d112      	bne.n	8005cd2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005cac:	7bbb      	ldrb	r3, [r7, #14]
 8005cae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d004      	beq.n	8005cc0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005cb6:	7bbb      	ldrb	r3, [r7, #14]
 8005cb8:	4619      	mov	r1, r3
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f001 f847 	bl	8006d4e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 fc97 	bl	80065f4 <USBD_CtlSendStatus>
              }
              break;
 8005cc6:	e004      	b.n	8005cd2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005cc8:	6839      	ldr	r1, [r7, #0]
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fbca 	bl	8006464 <USBD_CtlError>
              break;
 8005cd0:	e000      	b.n	8005cd4 <USBD_StdEPReq+0x14c>
              break;
 8005cd2:	bf00      	nop
          }
          break;
 8005cd4:	e0aa      	b.n	8005e2c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d002      	beq.n	8005ce6 <USBD_StdEPReq+0x15e>
 8005ce0:	2b03      	cmp	r3, #3
 8005ce2:	d032      	beq.n	8005d4a <USBD_StdEPReq+0x1c2>
 8005ce4:	e097      	b.n	8005e16 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005ce6:	7bbb      	ldrb	r3, [r7, #14]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d007      	beq.n	8005cfc <USBD_StdEPReq+0x174>
 8005cec:	7bbb      	ldrb	r3, [r7, #14]
 8005cee:	2b80      	cmp	r3, #128	; 0x80
 8005cf0:	d004      	beq.n	8005cfc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005cf2:	6839      	ldr	r1, [r7, #0]
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 fbb5 	bl	8006464 <USBD_CtlError>
                break;
 8005cfa:	e091      	b.n	8005e20 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005cfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	da0b      	bge.n	8005d1c <USBD_StdEPReq+0x194>
 8005d04:	7bbb      	ldrb	r3, [r7, #14]
 8005d06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	3310      	adds	r3, #16
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	4413      	add	r3, r2
 8005d18:	3304      	adds	r3, #4
 8005d1a:	e00b      	b.n	8005d34 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005d1c:	7bbb      	ldrb	r3, [r7, #14]
 8005d1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4413      	add	r3, r2
 8005d32:	3304      	adds	r3, #4
 8005d34:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	2202      	movs	r2, #2
 8005d40:	4619      	mov	r1, r3
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 fbf8 	bl	8006538 <USBD_CtlSendData>
              break;
 8005d48:	e06a      	b.n	8005e20 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005d4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	da11      	bge.n	8005d76 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005d52:	7bbb      	ldrb	r3, [r7, #14]
 8005d54:	f003 020f 	and.w	r2, r3, #15
 8005d58:	6879      	ldr	r1, [r7, #4]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	4413      	add	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	440b      	add	r3, r1
 8005d64:	3318      	adds	r3, #24
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d117      	bne.n	8005d9c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 fb78 	bl	8006464 <USBD_CtlError>
                  break;
 8005d74:	e054      	b.n	8005e20 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005d76:	7bbb      	ldrb	r3, [r7, #14]
 8005d78:	f003 020f 	and.w	r2, r3, #15
 8005d7c:	6879      	ldr	r1, [r7, #4]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4413      	add	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	440b      	add	r3, r1
 8005d88:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d104      	bne.n	8005d9c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005d92:	6839      	ldr	r1, [r7, #0]
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fb65 	bl	8006464 <USBD_CtlError>
                  break;
 8005d9a:	e041      	b.n	8005e20 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	da0b      	bge.n	8005dbc <USBD_StdEPReq+0x234>
 8005da4:	7bbb      	ldrb	r3, [r7, #14]
 8005da6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	3310      	adds	r3, #16
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	4413      	add	r3, r2
 8005db8:	3304      	adds	r3, #4
 8005dba:	e00b      	b.n	8005dd4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005dbc:	7bbb      	ldrb	r3, [r7, #14]
 8005dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005dd6:	7bbb      	ldrb	r3, [r7, #14]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d002      	beq.n	8005de2 <USBD_StdEPReq+0x25a>
 8005ddc:	7bbb      	ldrb	r3, [r7, #14]
 8005dde:	2b80      	cmp	r3, #128	; 0x80
 8005de0:	d103      	bne.n	8005dea <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	e00e      	b.n	8005e08 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005dea:	7bbb      	ldrb	r3, [r7, #14]
 8005dec:	4619      	mov	r1, r3
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 ffcc 	bl	8006d8c <USBD_LL_IsStallEP>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]
 8005e00:	e002      	b.n	8005e08 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fb92 	bl	8006538 <USBD_CtlSendData>
              break;
 8005e14:	e004      	b.n	8005e20 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005e16:	6839      	ldr	r1, [r7, #0]
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fb23 	bl	8006464 <USBD_CtlError>
              break;
 8005e1e:	bf00      	nop
          }
          break;
 8005e20:	e004      	b.n	8005e2c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005e22:	6839      	ldr	r1, [r7, #0]
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 fb1d 	bl	8006464 <USBD_CtlError>
          break;
 8005e2a:	bf00      	nop
      }
      break;
 8005e2c:	e004      	b.n	8005e38 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005e2e:	6839      	ldr	r1, [r7, #0]
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 fb17 	bl	8006464 <USBD_CtlError>
      break;
 8005e36:	bf00      	nop
  }

  return ret;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	885b      	ldrh	r3, [r3, #2]
 8005e5e:	0a1b      	lsrs	r3, r3, #8
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	3b01      	subs	r3, #1
 8005e64:	2b06      	cmp	r3, #6
 8005e66:	f200 8128 	bhi.w	80060ba <USBD_GetDescriptor+0x276>
 8005e6a:	a201      	add	r2, pc, #4	; (adr r2, 8005e70 <USBD_GetDescriptor+0x2c>)
 8005e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e70:	08005e8d 	.word	0x08005e8d
 8005e74:	08005ea5 	.word	0x08005ea5
 8005e78:	08005ee5 	.word	0x08005ee5
 8005e7c:	080060bb 	.word	0x080060bb
 8005e80:	080060bb 	.word	0x080060bb
 8005e84:	0800605b 	.word	0x0800605b
 8005e88:	08006087 	.word	0x08006087
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	7c12      	ldrb	r2, [r2, #16]
 8005e98:	f107 0108 	add.w	r1, r7, #8
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	4798      	blx	r3
 8005ea0:	60f8      	str	r0, [r7, #12]
      break;
 8005ea2:	e112      	b.n	80060ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	7c1b      	ldrb	r3, [r3, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10d      	bne.n	8005ec8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb4:	f107 0208 	add.w	r2, r7, #8
 8005eb8:	4610      	mov	r0, r2
 8005eba:	4798      	blx	r3
 8005ebc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005ec6:	e100      	b.n	80060ca <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	f107 0208 	add.w	r2, r7, #8
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	4798      	blx	r3
 8005ed8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	3301      	adds	r3, #1
 8005ede:	2202      	movs	r2, #2
 8005ee0:	701a      	strb	r2, [r3, #0]
      break;
 8005ee2:	e0f2      	b.n	80060ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	885b      	ldrh	r3, [r3, #2]
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b05      	cmp	r3, #5
 8005eec:	f200 80ac 	bhi.w	8006048 <USBD_GetDescriptor+0x204>
 8005ef0:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <USBD_GetDescriptor+0xb4>)
 8005ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef6:	bf00      	nop
 8005ef8:	08005f11 	.word	0x08005f11
 8005efc:	08005f45 	.word	0x08005f45
 8005f00:	08005f79 	.word	0x08005f79
 8005f04:	08005fad 	.word	0x08005fad
 8005f08:	08005fe1 	.word	0x08005fe1
 8005f0c:	08006015 	.word	0x08006015
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00b      	beq.n	8005f34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	7c12      	ldrb	r2, [r2, #16]
 8005f28:	f107 0108 	add.w	r1, r7, #8
 8005f2c:	4610      	mov	r0, r2
 8005f2e:	4798      	blx	r3
 8005f30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f32:	e091      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f34:	6839      	ldr	r1, [r7, #0]
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa94 	bl	8006464 <USBD_CtlError>
            err++;
 8005f3c:	7afb      	ldrb	r3, [r7, #11]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	72fb      	strb	r3, [r7, #11]
          break;
 8005f42:	e089      	b.n	8006058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00b      	beq.n	8005f68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	7c12      	ldrb	r2, [r2, #16]
 8005f5c:	f107 0108 	add.w	r1, r7, #8
 8005f60:	4610      	mov	r0, r2
 8005f62:	4798      	blx	r3
 8005f64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f66:	e077      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f68:	6839      	ldr	r1, [r7, #0]
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fa7a 	bl	8006464 <USBD_CtlError>
            err++;
 8005f70:	7afb      	ldrb	r3, [r7, #11]
 8005f72:	3301      	adds	r3, #1
 8005f74:	72fb      	strb	r3, [r7, #11]
          break;
 8005f76:	e06f      	b.n	8006058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00b      	beq.n	8005f9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	7c12      	ldrb	r2, [r2, #16]
 8005f90:	f107 0108 	add.w	r1, r7, #8
 8005f94:	4610      	mov	r0, r2
 8005f96:	4798      	blx	r3
 8005f98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f9a:	e05d      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f9c:	6839      	ldr	r1, [r7, #0]
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fa60 	bl	8006464 <USBD_CtlError>
            err++;
 8005fa4:	7afb      	ldrb	r3, [r7, #11]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	72fb      	strb	r3, [r7, #11]
          break;
 8005faa:	e055      	b.n	8006058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00b      	beq.n	8005fd0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	7c12      	ldrb	r2, [r2, #16]
 8005fc4:	f107 0108 	add.w	r1, r7, #8
 8005fc8:	4610      	mov	r0, r2
 8005fca:	4798      	blx	r3
 8005fcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005fce:	e043      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa46 	bl	8006464 <USBD_CtlError>
            err++;
 8005fd8:	7afb      	ldrb	r3, [r7, #11]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	72fb      	strb	r3, [r7, #11]
          break;
 8005fde:	e03b      	b.n	8006058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00b      	beq.n	8006004 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	7c12      	ldrb	r2, [r2, #16]
 8005ff8:	f107 0108 	add.w	r1, r7, #8
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4798      	blx	r3
 8006000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006002:	e029      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006004:	6839      	ldr	r1, [r7, #0]
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fa2c 	bl	8006464 <USBD_CtlError>
            err++;
 800600c:	7afb      	ldrb	r3, [r7, #11]
 800600e:	3301      	adds	r3, #1
 8006010:	72fb      	strb	r3, [r7, #11]
          break;
 8006012:	e021      	b.n	8006058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00b      	beq.n	8006038 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	7c12      	ldrb	r2, [r2, #16]
 800602c:	f107 0108 	add.w	r1, r7, #8
 8006030:	4610      	mov	r0, r2
 8006032:	4798      	blx	r3
 8006034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006036:	e00f      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006038:	6839      	ldr	r1, [r7, #0]
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fa12 	bl	8006464 <USBD_CtlError>
            err++;
 8006040:	7afb      	ldrb	r3, [r7, #11]
 8006042:	3301      	adds	r3, #1
 8006044:	72fb      	strb	r3, [r7, #11]
          break;
 8006046:	e007      	b.n	8006058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006048:	6839      	ldr	r1, [r7, #0]
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fa0a 	bl	8006464 <USBD_CtlError>
          err++;
 8006050:	7afb      	ldrb	r3, [r7, #11]
 8006052:	3301      	adds	r3, #1
 8006054:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006056:	e038      	b.n	80060ca <USBD_GetDescriptor+0x286>
 8006058:	e037      	b.n	80060ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	7c1b      	ldrb	r3, [r3, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d109      	bne.n	8006076 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800606a:	f107 0208 	add.w	r2, r7, #8
 800606e:	4610      	mov	r0, r2
 8006070:	4798      	blx	r3
 8006072:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006074:	e029      	b.n	80060ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006076:	6839      	ldr	r1, [r7, #0]
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f9f3 	bl	8006464 <USBD_CtlError>
        err++;
 800607e:	7afb      	ldrb	r3, [r7, #11]
 8006080:	3301      	adds	r3, #1
 8006082:	72fb      	strb	r3, [r7, #11]
      break;
 8006084:	e021      	b.n	80060ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	7c1b      	ldrb	r3, [r3, #16]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10d      	bne.n	80060aa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006096:	f107 0208 	add.w	r2, r7, #8
 800609a:	4610      	mov	r0, r2
 800609c:	4798      	blx	r3
 800609e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	3301      	adds	r3, #1
 80060a4:	2207      	movs	r2, #7
 80060a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80060a8:	e00f      	b.n	80060ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80060aa:	6839      	ldr	r1, [r7, #0]
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 f9d9 	bl	8006464 <USBD_CtlError>
        err++;
 80060b2:	7afb      	ldrb	r3, [r7, #11]
 80060b4:	3301      	adds	r3, #1
 80060b6:	72fb      	strb	r3, [r7, #11]
      break;
 80060b8:	e007      	b.n	80060ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80060ba:	6839      	ldr	r1, [r7, #0]
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f000 f9d1 	bl	8006464 <USBD_CtlError>
      err++;
 80060c2:	7afb      	ldrb	r3, [r7, #11]
 80060c4:	3301      	adds	r3, #1
 80060c6:	72fb      	strb	r3, [r7, #11]
      break;
 80060c8:	bf00      	nop
  }

  if (err != 0U)
 80060ca:	7afb      	ldrb	r3, [r7, #11]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d11c      	bne.n	800610a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80060d0:	893b      	ldrh	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d011      	beq.n	80060fa <USBD_GetDescriptor+0x2b6>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	88db      	ldrh	r3, [r3, #6]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00d      	beq.n	80060fa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	88da      	ldrh	r2, [r3, #6]
 80060e2:	893b      	ldrh	r3, [r7, #8]
 80060e4:	4293      	cmp	r3, r2
 80060e6:	bf28      	it	cs
 80060e8:	4613      	movcs	r3, r2
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80060ee:	893b      	ldrh	r3, [r7, #8]
 80060f0:	461a      	mov	r2, r3
 80060f2:	68f9      	ldr	r1, [r7, #12]
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 fa1f 	bl	8006538 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	88db      	ldrh	r3, [r3, #6]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d104      	bne.n	800610c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fa76 	bl	80065f4 <USBD_CtlSendStatus>
 8006108:	e000      	b.n	800610c <USBD_GetDescriptor+0x2c8>
    return;
 800610a:	bf00      	nop
    }
  }
}
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop

08006114 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	889b      	ldrh	r3, [r3, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d130      	bne.n	8006188 <USBD_SetAddress+0x74>
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	88db      	ldrh	r3, [r3, #6]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d12c      	bne.n	8006188 <USBD_SetAddress+0x74>
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	885b      	ldrh	r3, [r3, #2]
 8006132:	2b7f      	cmp	r3, #127	; 0x7f
 8006134:	d828      	bhi.n	8006188 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	885b      	ldrh	r3, [r3, #2]
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006140:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006148:	2b03      	cmp	r3, #3
 800614a:	d104      	bne.n	8006156 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800614c:	6839      	ldr	r1, [r7, #0]
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f988 	bl	8006464 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006154:	e01c      	b.n	8006190 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	7bfa      	ldrb	r2, [r7, #15]
 800615a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	4619      	mov	r1, r3
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fe37 	bl	8006dd6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 fa43 	bl	80065f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800616e:	7bfb      	ldrb	r3, [r7, #15]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d004      	beq.n	800617e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800617c:	e008      	b.n	8006190 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006186:	e003      	b.n	8006190 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006188:	6839      	ldr	r1, [r7, #0]
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f96a 	bl	8006464 <USBD_CtlError>
  }
}
 8006190:	bf00      	nop
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	885b      	ldrh	r3, [r3, #2]
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	4b41      	ldr	r3, [pc, #260]	; (80062b0 <USBD_SetConfig+0x118>)
 80061aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80061ac:	4b40      	ldr	r3, [pc, #256]	; (80062b0 <USBD_SetConfig+0x118>)
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d904      	bls.n	80061be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f954 	bl	8006464 <USBD_CtlError>
 80061bc:	e075      	b.n	80062aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d002      	beq.n	80061ce <USBD_SetConfig+0x36>
 80061c8:	2b03      	cmp	r3, #3
 80061ca:	d023      	beq.n	8006214 <USBD_SetConfig+0x7c>
 80061cc:	e062      	b.n	8006294 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80061ce:	4b38      	ldr	r3, [pc, #224]	; (80062b0 <USBD_SetConfig+0x118>)
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d01a      	beq.n	800620c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80061d6:	4b36      	ldr	r3, [pc, #216]	; (80062b0 <USBD_SetConfig+0x118>)
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	461a      	mov	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2203      	movs	r2, #3
 80061e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80061e8:	4b31      	ldr	r3, [pc, #196]	; (80062b0 <USBD_SetConfig+0x118>)
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	4619      	mov	r1, r3
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7ff f9f3 	bl	80055da <USBD_SetClassConfig>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d104      	bne.n	8006204 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80061fa:	6839      	ldr	r1, [r7, #0]
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f931 	bl	8006464 <USBD_CtlError>
            return;
 8006202:	e052      	b.n	80062aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f9f5 	bl	80065f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800620a:	e04e      	b.n	80062aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 f9f1 	bl	80065f4 <USBD_CtlSendStatus>
        break;
 8006212:	e04a      	b.n	80062aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006214:	4b26      	ldr	r3, [pc, #152]	; (80062b0 <USBD_SetConfig+0x118>)
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d112      	bne.n	8006242 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006224:	4b22      	ldr	r3, [pc, #136]	; (80062b0 <USBD_SetConfig+0x118>)
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	461a      	mov	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800622e:	4b20      	ldr	r3, [pc, #128]	; (80062b0 <USBD_SetConfig+0x118>)
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	4619      	mov	r1, r3
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff f9ef 	bl	8005618 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f9da 	bl	80065f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006240:	e033      	b.n	80062aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006242:	4b1b      	ldr	r3, [pc, #108]	; (80062b0 <USBD_SetConfig+0x118>)
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	429a      	cmp	r2, r3
 800624e:	d01d      	beq.n	800628c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	4619      	mov	r1, r3
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff f9dd 	bl	8005618 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800625e:	4b14      	ldr	r3, [pc, #80]	; (80062b0 <USBD_SetConfig+0x118>)
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006268:	4b11      	ldr	r3, [pc, #68]	; (80062b0 <USBD_SetConfig+0x118>)
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	4619      	mov	r1, r3
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff f9b3 	bl	80055da <USBD_SetClassConfig>
 8006274:	4603      	mov	r3, r0
 8006276:	2b02      	cmp	r3, #2
 8006278:	d104      	bne.n	8006284 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800627a:	6839      	ldr	r1, [r7, #0]
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f8f1 	bl	8006464 <USBD_CtlError>
            return;
 8006282:	e012      	b.n	80062aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f9b5 	bl	80065f4 <USBD_CtlSendStatus>
        break;
 800628a:	e00e      	b.n	80062aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f9b1 	bl	80065f4 <USBD_CtlSendStatus>
        break;
 8006292:	e00a      	b.n	80062aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006294:	6839      	ldr	r1, [r7, #0]
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f8e4 	bl	8006464 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800629c:	4b04      	ldr	r3, [pc, #16]	; (80062b0 <USBD_SetConfig+0x118>)
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	4619      	mov	r1, r3
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7ff f9b8 	bl	8005618 <USBD_ClrClassConfig>
        break;
 80062a8:	bf00      	nop
    }
  }
}
 80062aa:	3708      	adds	r7, #8
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20000198 	.word	0x20000198

080062b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	88db      	ldrh	r3, [r3, #6]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d004      	beq.n	80062d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80062c6:	6839      	ldr	r1, [r7, #0]
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f8cb 	bl	8006464 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80062ce:	e021      	b.n	8006314 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	db17      	blt.n	800630a <USBD_GetConfig+0x56>
 80062da:	2b02      	cmp	r3, #2
 80062dc:	dd02      	ble.n	80062e4 <USBD_GetConfig+0x30>
 80062de:	2b03      	cmp	r3, #3
 80062e0:	d00b      	beq.n	80062fa <USBD_GetConfig+0x46>
 80062e2:	e012      	b.n	800630a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	3308      	adds	r3, #8
 80062ee:	2201      	movs	r2, #1
 80062f0:	4619      	mov	r1, r3
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 f920 	bl	8006538 <USBD_CtlSendData>
        break;
 80062f8:	e00c      	b.n	8006314 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	2201      	movs	r2, #1
 8006300:	4619      	mov	r1, r3
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f918 	bl	8006538 <USBD_CtlSendData>
        break;
 8006308:	e004      	b.n	8006314 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800630a:	6839      	ldr	r1, [r7, #0]
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 f8a9 	bl	8006464 <USBD_CtlError>
        break;
 8006312:	bf00      	nop
}
 8006314:	bf00      	nop
 8006316:	3708      	adds	r7, #8
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800632c:	3b01      	subs	r3, #1
 800632e:	2b02      	cmp	r3, #2
 8006330:	d81e      	bhi.n	8006370 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	88db      	ldrh	r3, [r3, #6]
 8006336:	2b02      	cmp	r3, #2
 8006338:	d004      	beq.n	8006344 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800633a:	6839      	ldr	r1, [r7, #0]
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f891 	bl	8006464 <USBD_CtlError>
        break;
 8006342:	e01a      	b.n	800637a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006350:	2b00      	cmp	r3, #0
 8006352:	d005      	beq.n	8006360 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f043 0202 	orr.w	r2, r3, #2
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	330c      	adds	r3, #12
 8006364:	2202      	movs	r2, #2
 8006366:	4619      	mov	r1, r3
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f8e5 	bl	8006538 <USBD_CtlSendData>
      break;
 800636e:	e004      	b.n	800637a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006370:	6839      	ldr	r1, [r7, #0]
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f876 	bl	8006464 <USBD_CtlError>
      break;
 8006378:	bf00      	nop
  }
}
 800637a:	bf00      	nop
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b082      	sub	sp, #8
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
 800638a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	885b      	ldrh	r3, [r3, #2]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d106      	bne.n	80063a2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 f929 	bl	80065f4 <USBD_CtlSendStatus>
  }
}
 80063a2:	bf00      	nop
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b082      	sub	sp, #8
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
 80063b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063ba:	3b01      	subs	r3, #1
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d80b      	bhi.n	80063d8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	885b      	ldrh	r3, [r3, #2]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d10c      	bne.n	80063e2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f90f 	bl	80065f4 <USBD_CtlSendStatus>
      }
      break;
 80063d6:	e004      	b.n	80063e2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80063d8:	6839      	ldr	r1, [r7, #0]
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 f842 	bl	8006464 <USBD_CtlError>
      break;
 80063e0:	e000      	b.n	80063e4 <USBD_ClrFeature+0x3a>
      break;
 80063e2:	bf00      	nop
  }
}
 80063e4:	bf00      	nop
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	781a      	ldrb	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	785a      	ldrb	r2, [r3, #1]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	3302      	adds	r3, #2
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	b29a      	uxth	r2, r3
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	3303      	adds	r3, #3
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	b29b      	uxth	r3, r3
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	b29b      	uxth	r3, r3
 800641a:	4413      	add	r3, r2
 800641c:	b29a      	uxth	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	3304      	adds	r3, #4
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	b29a      	uxth	r2, r3
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	3305      	adds	r3, #5
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	b29b      	uxth	r3, r3
 8006432:	021b      	lsls	r3, r3, #8
 8006434:	b29b      	uxth	r3, r3
 8006436:	4413      	add	r3, r2
 8006438:	b29a      	uxth	r2, r3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	3306      	adds	r3, #6
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	b29a      	uxth	r2, r3
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	3307      	adds	r3, #7
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	b29b      	uxth	r3, r3
 800644e:	021b      	lsls	r3, r3, #8
 8006450:	b29b      	uxth	r3, r3
 8006452:	4413      	add	r3, r2
 8006454:	b29a      	uxth	r2, r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	80da      	strh	r2, [r3, #6]

}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	bc80      	pop	{r7}
 8006462:	4770      	bx	lr

08006464 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800646e:	2180      	movs	r1, #128	; 0x80
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fc4d 	bl	8006d10 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006476:	2100      	movs	r1, #0
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fc49 	bl	8006d10 <USBD_LL_StallEP>
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b086      	sub	sp, #24
 800648a:	af00      	add	r7, sp, #0
 800648c:	60f8      	str	r0, [r7, #12]
 800648e:	60b9      	str	r1, [r7, #8]
 8006490:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d032      	beq.n	8006502 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 f834 	bl	800650a <USBD_GetLen>
 80064a2:	4603      	mov	r3, r0
 80064a4:	3301      	adds	r3, #1
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80064b0:	7dfb      	ldrb	r3, [r7, #23]
 80064b2:	1c5a      	adds	r2, r3, #1
 80064b4:	75fa      	strb	r2, [r7, #23]
 80064b6:	461a      	mov	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4413      	add	r3, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	7812      	ldrb	r2, [r2, #0]
 80064c0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80064c2:	7dfb      	ldrb	r3, [r7, #23]
 80064c4:	1c5a      	adds	r2, r3, #1
 80064c6:	75fa      	strb	r2, [r7, #23]
 80064c8:	461a      	mov	r2, r3
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	4413      	add	r3, r2
 80064ce:	2203      	movs	r2, #3
 80064d0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80064d2:	e012      	b.n	80064fa <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	60fa      	str	r2, [r7, #12]
 80064da:	7dfa      	ldrb	r2, [r7, #23]
 80064dc:	1c51      	adds	r1, r2, #1
 80064de:	75f9      	strb	r1, [r7, #23]
 80064e0:	4611      	mov	r1, r2
 80064e2:	68ba      	ldr	r2, [r7, #8]
 80064e4:	440a      	add	r2, r1
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80064ea:	7dfb      	ldrb	r3, [r7, #23]
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	75fa      	strb	r2, [r7, #23]
 80064f0:	461a      	mov	r2, r3
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	4413      	add	r3, r2
 80064f6:	2200      	movs	r2, #0
 80064f8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e8      	bne.n	80064d4 <USBD_GetString+0x4e>
    }
  }
}
 8006502:	bf00      	nop
 8006504:	3718      	adds	r7, #24
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800650a:	b480      	push	{r7}
 800650c:	b085      	sub	sp, #20
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006512:	2300      	movs	r3, #0
 8006514:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8006516:	e005      	b.n	8006524 <USBD_GetLen+0x1a>
  {
    len++;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
 800651a:	3301      	adds	r3, #1
 800651c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	3301      	adds	r3, #1
 8006522:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1f5      	bne.n	8006518 <USBD_GetLen+0xe>
  }

  return len;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr

08006538 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	4613      	mov	r3, r2
 8006544:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2202      	movs	r2, #2
 800654a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800654e:	88fa      	ldrh	r2, [r7, #6]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8006554:	88fa      	ldrh	r2, [r7, #6]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800655a:	88fb      	ldrh	r3, [r7, #6]
 800655c:	68ba      	ldr	r2, [r7, #8]
 800655e:	2100      	movs	r1, #0
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 fc57 	bl	8006e14 <USBD_LL_Transmit>

  return USBD_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	4613      	mov	r3, r2
 800657c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800657e:	88fb      	ldrh	r3, [r7, #6]
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	2100      	movs	r1, #0
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fc45 	bl	8006e14 <USBD_LL_Transmit>

  return USBD_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	4613      	mov	r3, r2
 80065a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2203      	movs	r2, #3
 80065a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80065aa:	88fa      	ldrh	r2, [r7, #6]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80065b2:	88fa      	ldrh	r2, [r7, #6]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80065ba:	88fb      	ldrh	r3, [r7, #6]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	2100      	movs	r1, #0
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f000 fc4a 	bl	8006e5a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	4613      	mov	r3, r2
 80065dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80065de:	88fb      	ldrh	r3, [r7, #6]
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	2100      	movs	r1, #0
 80065e4:	68f8      	ldr	r0, [r7, #12]
 80065e6:	f000 fc38 	bl	8006e5a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2204      	movs	r2, #4
 8006600:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006604:	2300      	movs	r3, #0
 8006606:	2200      	movs	r2, #0
 8006608:	2100      	movs	r1, #0
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fc02 	bl	8006e14 <USBD_LL_Transmit>

  return USBD_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3708      	adds	r7, #8
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b082      	sub	sp, #8
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2205      	movs	r2, #5
 8006626:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800662a:	2300      	movs	r3, #0
 800662c:	2200      	movs	r2, #0
 800662e:	2100      	movs	r1, #0
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f000 fc12 	bl	8006e5a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3708      	adds	r7, #8
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006644:	2200      	movs	r2, #0
 8006646:	4912      	ldr	r1, [pc, #72]	; (8006690 <MX_USB_DEVICE_Init+0x50>)
 8006648:	4812      	ldr	r0, [pc, #72]	; (8006694 <MX_USB_DEVICE_Init+0x54>)
 800664a:	f7fe ff6c 	bl	8005526 <USBD_Init>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006654:	f7f9 fec8 	bl	80003e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006658:	490f      	ldr	r1, [pc, #60]	; (8006698 <MX_USB_DEVICE_Init+0x58>)
 800665a:	480e      	ldr	r0, [pc, #56]	; (8006694 <MX_USB_DEVICE_Init+0x54>)
 800665c:	f7fe ff8e 	bl	800557c <USBD_RegisterClass>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006666:	f7f9 febf 	bl	80003e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800666a:	490c      	ldr	r1, [pc, #48]	; (800669c <MX_USB_DEVICE_Init+0x5c>)
 800666c:	4809      	ldr	r0, [pc, #36]	; (8006694 <MX_USB_DEVICE_Init+0x54>)
 800666e:	f7fe febf 	bl	80053f0 <USBD_CDC_RegisterInterface>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006678:	f7f9 feb6 	bl	80003e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800667c:	4805      	ldr	r0, [pc, #20]	; (8006694 <MX_USB_DEVICE_Init+0x54>)
 800667e:	f7fe ff96 	bl	80055ae <USBD_Start>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006688:	f7f9 feae 	bl	80003e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800668c:	bf00      	nop
 800668e:	bd80      	pop	{r7, pc}
 8006690:	2000012c 	.word	0x2000012c
 8006694:	200005c4 	.word	0x200005c4
 8006698:	20000018 	.word	0x20000018
 800669c:	2000011c 	.word	0x2000011c

080066a0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80066a4:	2200      	movs	r2, #0
 80066a6:	4905      	ldr	r1, [pc, #20]	; (80066bc <CDC_Init_FS+0x1c>)
 80066a8:	4805      	ldr	r0, [pc, #20]	; (80066c0 <CDC_Init_FS+0x20>)
 80066aa:	f7fe feb7 	bl	800541c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80066ae:	4905      	ldr	r1, [pc, #20]	; (80066c4 <CDC_Init_FS+0x24>)
 80066b0:	4803      	ldr	r0, [pc, #12]	; (80066c0 <CDC_Init_FS+0x20>)
 80066b2:	f7fe fecc 	bl	800544e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80066b6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	20000c70 	.word	0x20000c70
 80066c0:	200005c4 	.word	0x200005c4
 80066c4:	20000888 	.word	0x20000888

080066c8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80066cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr
	...

080066d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	4603      	mov	r3, r0
 80066e0:	6039      	str	r1, [r7, #0]
 80066e2:	71fb      	strb	r3, [r7, #7]
 80066e4:	4613      	mov	r3, r2
 80066e6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80066e8:	79fb      	ldrb	r3, [r7, #7]
 80066ea:	2b23      	cmp	r3, #35	; 0x23
 80066ec:	d84a      	bhi.n	8006784 <CDC_Control_FS+0xac>
 80066ee:	a201      	add	r2, pc, #4	; (adr r2, 80066f4 <CDC_Control_FS+0x1c>)
 80066f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f4:	08006785 	.word	0x08006785
 80066f8:	08006785 	.word	0x08006785
 80066fc:	08006785 	.word	0x08006785
 8006700:	08006785 	.word	0x08006785
 8006704:	08006785 	.word	0x08006785
 8006708:	08006785 	.word	0x08006785
 800670c:	08006785 	.word	0x08006785
 8006710:	08006785 	.word	0x08006785
 8006714:	08006785 	.word	0x08006785
 8006718:	08006785 	.word	0x08006785
 800671c:	08006785 	.word	0x08006785
 8006720:	08006785 	.word	0x08006785
 8006724:	08006785 	.word	0x08006785
 8006728:	08006785 	.word	0x08006785
 800672c:	08006785 	.word	0x08006785
 8006730:	08006785 	.word	0x08006785
 8006734:	08006785 	.word	0x08006785
 8006738:	08006785 	.word	0x08006785
 800673c:	08006785 	.word	0x08006785
 8006740:	08006785 	.word	0x08006785
 8006744:	08006785 	.word	0x08006785
 8006748:	08006785 	.word	0x08006785
 800674c:	08006785 	.word	0x08006785
 8006750:	08006785 	.word	0x08006785
 8006754:	08006785 	.word	0x08006785
 8006758:	08006785 	.word	0x08006785
 800675c:	08006785 	.word	0x08006785
 8006760:	08006785 	.word	0x08006785
 8006764:	08006785 	.word	0x08006785
 8006768:	08006785 	.word	0x08006785
 800676c:	08006785 	.word	0x08006785
 8006770:	08006785 	.word	0x08006785
 8006774:	08006785 	.word	0x08006785
 8006778:	08006785 	.word	0x08006785
 800677c:	08006785 	.word	0x08006785
 8006780:	08006785 	.word	0x08006785
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006784:	bf00      	nop
  }

  return (USBD_OK);
 8006786:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006788:	4618      	mov	r0, r3
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	bc80      	pop	{r7}
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop

08006794 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800679e:	6879      	ldr	r1, [r7, #4]
 80067a0:	4805      	ldr	r0, [pc, #20]	; (80067b8 <CDC_Receive_FS+0x24>)
 80067a2:	f7fe fe54 	bl	800544e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80067a6:	4804      	ldr	r0, [pc, #16]	; (80067b8 <CDC_Receive_FS+0x24>)
 80067a8:	f7fe fe93 	bl	80054d2 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80067ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3708      	adds	r7, #8
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	200005c4 	.word	0x200005c4

080067bc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	460b      	mov	r3, r1
 80067c6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80067c8:	2300      	movs	r3, #0
 80067ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80067cc:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <CDC_Transmit_FS+0x48>)
 80067ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067d2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80067de:	2301      	movs	r3, #1
 80067e0:	e00b      	b.n	80067fa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80067e2:	887b      	ldrh	r3, [r7, #2]
 80067e4:	461a      	mov	r2, r3
 80067e6:	6879      	ldr	r1, [r7, #4]
 80067e8:	4806      	ldr	r0, [pc, #24]	; (8006804 <CDC_Transmit_FS+0x48>)
 80067ea:	f7fe fe17 	bl	800541c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80067ee:	4805      	ldr	r0, [pc, #20]	; (8006804 <CDC_Transmit_FS+0x48>)
 80067f0:	f7fe fe40 	bl	8005474 <USBD_CDC_TransmitPacket>
 80067f4:	4603      	mov	r3, r0
 80067f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	200005c4 	.word	0x200005c4

08006808 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	4603      	mov	r3, r0
 8006810:	6039      	str	r1, [r7, #0]
 8006812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2212      	movs	r2, #18
 8006818:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800681a:	4b03      	ldr	r3, [pc, #12]	; (8006828 <USBD_FS_DeviceDescriptor+0x20>)
}
 800681c:	4618      	mov	r0, r3
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	bc80      	pop	{r7}
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	20000148 	.word	0x20000148

0800682c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	4603      	mov	r3, r0
 8006834:	6039      	str	r1, [r7, #0]
 8006836:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2204      	movs	r2, #4
 800683c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800683e:	4b03      	ldr	r3, [pc, #12]	; (800684c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006840:	4618      	mov	r0, r3
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	bc80      	pop	{r7}
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	2000015c 	.word	0x2000015c

08006850 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	4603      	mov	r3, r0
 8006858:	6039      	str	r1, [r7, #0]
 800685a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800685c:	79fb      	ldrb	r3, [r7, #7]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d105      	bne.n	800686e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006862:	683a      	ldr	r2, [r7, #0]
 8006864:	4907      	ldr	r1, [pc, #28]	; (8006884 <USBD_FS_ProductStrDescriptor+0x34>)
 8006866:	4808      	ldr	r0, [pc, #32]	; (8006888 <USBD_FS_ProductStrDescriptor+0x38>)
 8006868:	f7ff fe0d 	bl	8006486 <USBD_GetString>
 800686c:	e004      	b.n	8006878 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	4904      	ldr	r1, [pc, #16]	; (8006884 <USBD_FS_ProductStrDescriptor+0x34>)
 8006872:	4805      	ldr	r0, [pc, #20]	; (8006888 <USBD_FS_ProductStrDescriptor+0x38>)
 8006874:	f7ff fe07 	bl	8006486 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006878:	4b02      	ldr	r3, [pc, #8]	; (8006884 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800687a:	4618      	mov	r0, r3
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	20001058 	.word	0x20001058
 8006888:	08006ff4 	.word	0x08006ff4

0800688c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	6039      	str	r1, [r7, #0]
 8006896:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	4904      	ldr	r1, [pc, #16]	; (80068ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800689c:	4804      	ldr	r0, [pc, #16]	; (80068b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800689e:	f7ff fdf2 	bl	8006486 <USBD_GetString>
  return USBD_StrDesc;
 80068a2:	4b02      	ldr	r3, [pc, #8]	; (80068ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20001058 	.word	0x20001058
 80068b0:	0800700c 	.word	0x0800700c

080068b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	4603      	mov	r3, r0
 80068bc:	6039      	str	r1, [r7, #0]
 80068be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	221a      	movs	r2, #26
 80068c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80068c6:	f000 f843 	bl	8006950 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80068ca:	4b02      	ldr	r3, [pc, #8]	; (80068d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	20000160 	.word	0x20000160

080068d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	4603      	mov	r3, r0
 80068e0:	6039      	str	r1, [r7, #0]
 80068e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80068e4:	79fb      	ldrb	r3, [r7, #7]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d105      	bne.n	80068f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	4907      	ldr	r1, [pc, #28]	; (800690c <USBD_FS_ConfigStrDescriptor+0x34>)
 80068ee:	4808      	ldr	r0, [pc, #32]	; (8006910 <USBD_FS_ConfigStrDescriptor+0x38>)
 80068f0:	f7ff fdc9 	bl	8006486 <USBD_GetString>
 80068f4:	e004      	b.n	8006900 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	4904      	ldr	r1, [pc, #16]	; (800690c <USBD_FS_ConfigStrDescriptor+0x34>)
 80068fa:	4805      	ldr	r0, [pc, #20]	; (8006910 <USBD_FS_ConfigStrDescriptor+0x38>)
 80068fc:	f7ff fdc3 	bl	8006486 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006900:	4b02      	ldr	r3, [pc, #8]	; (800690c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006902:	4618      	mov	r0, r3
 8006904:	3708      	adds	r7, #8
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20001058 	.word	0x20001058
 8006910:	08007020 	.word	0x08007020

08006914 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	6039      	str	r1, [r7, #0]
 800691e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006920:	79fb      	ldrb	r3, [r7, #7]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d105      	bne.n	8006932 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	4907      	ldr	r1, [pc, #28]	; (8006948 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800692a:	4808      	ldr	r0, [pc, #32]	; (800694c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800692c:	f7ff fdab 	bl	8006486 <USBD_GetString>
 8006930:	e004      	b.n	800693c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	4904      	ldr	r1, [pc, #16]	; (8006948 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006936:	4805      	ldr	r0, [pc, #20]	; (800694c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006938:	f7ff fda5 	bl	8006486 <USBD_GetString>
  }
  return USBD_StrDesc;
 800693c:	4b02      	ldr	r3, [pc, #8]	; (8006948 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800693e:	4618      	mov	r0, r3
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	20001058 	.word	0x20001058
 800694c:	0800702c 	.word	0x0800702c

08006950 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006956:	4b0f      	ldr	r3, [pc, #60]	; (8006994 <Get_SerialNum+0x44>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800695c:	4b0e      	ldr	r3, [pc, #56]	; (8006998 <Get_SerialNum+0x48>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006962:	4b0e      	ldr	r3, [pc, #56]	; (800699c <Get_SerialNum+0x4c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4413      	add	r3, r2
 800696e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d009      	beq.n	800698a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006976:	2208      	movs	r2, #8
 8006978:	4909      	ldr	r1, [pc, #36]	; (80069a0 <Get_SerialNum+0x50>)
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 f814 	bl	80069a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006980:	2204      	movs	r2, #4
 8006982:	4908      	ldr	r1, [pc, #32]	; (80069a4 <Get_SerialNum+0x54>)
 8006984:	68b8      	ldr	r0, [r7, #8]
 8006986:	f000 f80f 	bl	80069a8 <IntToUnicode>
  }
}
 800698a:	bf00      	nop
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	1ffff7e8 	.word	0x1ffff7e8
 8006998:	1ffff7ec 	.word	0x1ffff7ec
 800699c:	1ffff7f0 	.word	0x1ffff7f0
 80069a0:	20000162 	.word	0x20000162
 80069a4:	20000172 	.word	0x20000172

080069a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	4613      	mov	r3, r2
 80069b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80069b6:	2300      	movs	r3, #0
 80069b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80069ba:	2300      	movs	r3, #0
 80069bc:	75fb      	strb	r3, [r7, #23]
 80069be:	e027      	b.n	8006a10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	0f1b      	lsrs	r3, r3, #28
 80069c4:	2b09      	cmp	r3, #9
 80069c6:	d80b      	bhi.n	80069e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	0f1b      	lsrs	r3, r3, #28
 80069cc:	b2da      	uxtb	r2, r3
 80069ce:	7dfb      	ldrb	r3, [r7, #23]
 80069d0:	005b      	lsls	r3, r3, #1
 80069d2:	4619      	mov	r1, r3
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	440b      	add	r3, r1
 80069d8:	3230      	adds	r2, #48	; 0x30
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	701a      	strb	r2, [r3, #0]
 80069de:	e00a      	b.n	80069f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	0f1b      	lsrs	r3, r3, #28
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	7dfb      	ldrb	r3, [r7, #23]
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	4619      	mov	r1, r3
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	440b      	add	r3, r1
 80069f0:	3237      	adds	r2, #55	; 0x37
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80069fc:	7dfb      	ldrb	r3, [r7, #23]
 80069fe:	005b      	lsls	r3, r3, #1
 8006a00:	3301      	adds	r3, #1
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	4413      	add	r3, r2
 8006a06:	2200      	movs	r2, #0
 8006a08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006a0a:	7dfb      	ldrb	r3, [r7, #23]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	75fb      	strb	r3, [r7, #23]
 8006a10:	7dfa      	ldrb	r2, [r7, #23]
 8006a12:	79fb      	ldrb	r3, [r7, #7]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d3d3      	bcc.n	80069c0 <IntToUnicode+0x18>
  }
}
 8006a18:	bf00      	nop
 8006a1a:	371c      	adds	r7, #28
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bc80      	pop	{r7}
 8006a20:	4770      	bx	lr
	...

08006a24 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a0d      	ldr	r2, [pc, #52]	; (8006a68 <HAL_PCD_MspInit+0x44>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d113      	bne.n	8006a5e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006a36:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <HAL_PCD_MspInit+0x48>)
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	4a0c      	ldr	r2, [pc, #48]	; (8006a6c <HAL_PCD_MspInit+0x48>)
 8006a3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006a40:	61d3      	str	r3, [r2, #28]
 8006a42:	4b0a      	ldr	r3, [pc, #40]	; (8006a6c <HAL_PCD_MspInit+0x48>)
 8006a44:	69db      	ldr	r3, [r3, #28]
 8006a46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a4a:	60fb      	str	r3, [r7, #12]
 8006a4c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2100      	movs	r1, #0
 8006a52:	2014      	movs	r0, #20
 8006a54:	f7fa fba1 	bl	800119a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006a58:	2014      	movs	r0, #20
 8006a5a:	f7fa fbba 	bl	80011d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006a5e:	bf00      	nop
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	40005c00 	.word	0x40005c00
 8006a6c:	40021000 	.word	0x40021000

08006a70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006a84:	4619      	mov	r1, r3
 8006a86:	4610      	mov	r0, r2
 8006a88:	f7fe fdd9 	bl	800563e <USBD_LL_SetupStage>
}
 8006a8c:	bf00      	nop
 8006a8e:	3708      	adds	r7, #8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006aa6:	78fb      	ldrb	r3, [r7, #3]
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	015b      	lsls	r3, r3, #5
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	78fb      	ldrb	r3, [r7, #3]
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	f7fe fe0c 	bl	80056d4 <USBD_LL_DataOutStage>
}
 8006abc:	bf00      	nop
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	460b      	mov	r3, r1
 8006ace:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006ad6:	78fb      	ldrb	r3, [r7, #3]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	015b      	lsls	r3, r3, #5
 8006adc:	4413      	add	r3, r2
 8006ade:	333c      	adds	r3, #60	; 0x3c
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	78fb      	ldrb	r3, [r7, #3]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	f7fe fe66 	bl	80057b6 <USBD_LL_DataInStage>
}
 8006aea:	bf00      	nop
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b082      	sub	sp, #8
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe ff76 	bl	80059f2 <USBD_LL_SOF>
}
 8006b06:	bf00      	nop
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b084      	sub	sp, #16
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006b16:	2301      	movs	r3, #1
 8006b18:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d001      	beq.n	8006b26 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006b22:	f7f9 fc61 	bl	80003e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b2c:	7bfa      	ldrb	r2, [r7, #15]
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4618      	mov	r0, r3
 8006b32:	f7fe ff26 	bl	8005982 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7fe fedf 	bl	8005900 <USBD_LL_Reset>
}
 8006b42:	bf00      	nop
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f7fe ff20 	bl	80059a0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d005      	beq.n	8006b74 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006b68:	4b04      	ldr	r3, [pc, #16]	; (8006b7c <HAL_PCD_SuspendCallback+0x30>)
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	4a03      	ldr	r2, [pc, #12]	; (8006b7c <HAL_PCD_SuspendCallback+0x30>)
 8006b6e:	f043 0306 	orr.w	r3, r3, #6
 8006b72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006b74:	bf00      	nop
 8006b76:	3708      	adds	r7, #8
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	e000ed00 	.word	0xe000ed00

08006b80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7fe ff1a 	bl	80059c8 <USBD_LL_Resume>
}
 8006b94:	bf00      	nop
 8006b96:	3708      	adds	r7, #8
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006ba4:	4a28      	ldr	r2, [pc, #160]	; (8006c48 <USBD_LL_Init+0xac>)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a26      	ldr	r2, [pc, #152]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bb0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006bb4:	4b24      	ldr	r3, [pc, #144]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bb6:	4a25      	ldr	r2, [pc, #148]	; (8006c4c <USBD_LL_Init+0xb0>)
 8006bb8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006bba:	4b23      	ldr	r3, [pc, #140]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bbc:	2208      	movs	r2, #8
 8006bbe:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006bc0:	4b21      	ldr	r3, [pc, #132]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006bc6:	4b20      	ldr	r3, [pc, #128]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bc8:	2200      	movs	r2, #0
 8006bca:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006bcc:	4b1e      	ldr	r3, [pc, #120]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006bd2:	4b1d      	ldr	r3, [pc, #116]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006bd8:	481b      	ldr	r0, [pc, #108]	; (8006c48 <USBD_LL_Init+0xac>)
 8006bda:	f7fa fdaf 	bl	800173c <HAL_PCD_Init>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d001      	beq.n	8006be8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006be4:	f7f9 fc00 	bl	80003e8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bee:	2318      	movs	r3, #24
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	f7fb fc48 	bl	8002488 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bfe:	2358      	movs	r3, #88	; 0x58
 8006c00:	2200      	movs	r2, #0
 8006c02:	2180      	movs	r1, #128	; 0x80
 8006c04:	f7fb fc40 	bl	8002488 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006c0e:	23c0      	movs	r3, #192	; 0xc0
 8006c10:	2200      	movs	r2, #0
 8006c12:	2181      	movs	r1, #129	; 0x81
 8006c14:	f7fb fc38 	bl	8002488 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006c1e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006c22:	2200      	movs	r2, #0
 8006c24:	2101      	movs	r1, #1
 8006c26:	f7fb fc2f 	bl	8002488 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006c30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c34:	2200      	movs	r2, #0
 8006c36:	2182      	movs	r1, #130	; 0x82
 8006c38:	f7fb fc26 	bl	8002488 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20001258 	.word	0x20001258
 8006c4c:	40005c00 	.word	0x40005c00

08006c50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fa fe49 	bl	80018fe <HAL_PCD_Start>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 f948 	bl	8006f08 <USBD_Get_USB_Status>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006c7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b084      	sub	sp, #16
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
 8006c8e:	4608      	mov	r0, r1
 8006c90:	4611      	mov	r1, r2
 8006c92:	461a      	mov	r2, r3
 8006c94:	4603      	mov	r3, r0
 8006c96:	70fb      	strb	r3, [r7, #3]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70bb      	strb	r3, [r7, #2]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006cae:	78bb      	ldrb	r3, [r7, #2]
 8006cb0:	883a      	ldrh	r2, [r7, #0]
 8006cb2:	78f9      	ldrb	r1, [r7, #3]
 8006cb4:	f7fa ff7c 	bl	8001bb0 <HAL_PCD_EP_Open>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f000 f922 	bl	8006f08 <USBD_Get_USB_Status>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006cc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b084      	sub	sp, #16
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
 8006cda:	460b      	mov	r3, r1
 8006cdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cec:	78fa      	ldrb	r2, [r7, #3]
 8006cee:	4611      	mov	r1, r2
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fa ffbd 	bl	8001c70 <HAL_PCD_EP_Close>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006cfa:	7bfb      	ldrb	r3, [r7, #15]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f000 f903 	bl	8006f08 <USBD_Get_USB_Status>
 8006d02:	4603      	mov	r3, r0
 8006d04:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8006d06:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d20:	2300      	movs	r3, #0
 8006d22:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d2a:	78fa      	ldrb	r2, [r7, #3]
 8006d2c:	4611      	mov	r1, r2
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fb f867 	bl	8001e02 <HAL_PCD_EP_SetStall>
 8006d34:	4603      	mov	r3, r0
 8006d36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f000 f8e4 	bl	8006f08 <USBD_Get_USB_Status>
 8006d40:	4603      	mov	r3, r0
 8006d42:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006d44:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b084      	sub	sp, #16
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
 8006d56:	460b      	mov	r3, r1
 8006d58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d68:	78fa      	ldrb	r2, [r7, #3]
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f7fb f8a2 	bl	8001eb6 <HAL_PCD_EP_ClrStall>
 8006d72:	4603      	mov	r3, r0
 8006d74:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f000 f8c5 	bl	8006f08 <USBD_Get_USB_Status>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8006d82:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d9e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006da0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	da08      	bge.n	8006dba <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006da8:	78fb      	ldrb	r3, [r7, #3]
 8006daa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	015b      	lsls	r3, r3, #5
 8006db2:	4413      	add	r3, r2
 8006db4:	332a      	adds	r3, #42	; 0x2a
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	e008      	b.n	8006dcc <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006dba:	78fb      	ldrb	r3, [r7, #3]
 8006dbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	015b      	lsls	r3, r3, #5
 8006dc4:	4413      	add	r3, r2
 8006dc6:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8006dca:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bc80      	pop	{r7}
 8006dd4:	4770      	bx	lr

08006dd6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b084      	sub	sp, #16
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	460b      	mov	r3, r1
 8006de0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006df0:	78fa      	ldrb	r2, [r7, #3]
 8006df2:	4611      	mov	r1, r2
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fa feb6 	bl	8001b66 <HAL_PCD_SetAddress>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006dfe:	7bfb      	ldrb	r3, [r7, #15]
 8006e00:	4618      	mov	r0, r3
 8006e02:	f000 f881 	bl	8006f08 <USBD_Get_USB_Status>
 8006e06:	4603      	mov	r3, r0
 8006e08:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006e0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	607a      	str	r2, [r7, #4]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	460b      	mov	r3, r1
 8006e22:	72fb      	strb	r3, [r7, #11]
 8006e24:	4613      	mov	r3, r2
 8006e26:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e36:	893b      	ldrh	r3, [r7, #8]
 8006e38:	7af9      	ldrb	r1, [r7, #11]
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	f7fa ffa8 	bl	8001d90 <HAL_PCD_EP_Transmit>
 8006e40:	4603      	mov	r3, r0
 8006e42:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e44:	7dfb      	ldrb	r3, [r7, #23]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 f85e 	bl	8006f08 <USBD_Get_USB_Status>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8006e50:	7dbb      	ldrb	r3, [r7, #22]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3718      	adds	r7, #24
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b086      	sub	sp, #24
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	60f8      	str	r0, [r7, #12]
 8006e62:	607a      	str	r2, [r7, #4]
 8006e64:	461a      	mov	r2, r3
 8006e66:	460b      	mov	r3, r1
 8006e68:	72fb      	strb	r3, [r7, #11]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e7c:	893b      	ldrh	r3, [r7, #8]
 8006e7e:	7af9      	ldrb	r1, [r7, #11]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	f7fa ff37 	bl	8001cf4 <HAL_PCD_EP_Receive>
 8006e86:	4603      	mov	r3, r0
 8006e88:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e8a:	7dfb      	ldrb	r3, [r7, #23]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 f83b 	bl	8006f08 <USBD_Get_USB_Status>
 8006e92:	4603      	mov	r3, r0
 8006e94:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8006e96:	7dbb      	ldrb	r3, [r7, #22]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3718      	adds	r7, #24
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006eb2:	78fa      	ldrb	r2, [r7, #3]
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fa ff56 	bl	8001d68 <HAL_PCD_EP_GetRxCount>
 8006ebc:	4603      	mov	r3, r0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
	...

08006ec8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006ed0:	4b02      	ldr	r3, [pc, #8]	; (8006edc <USBD_static_malloc+0x14>)
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	370c      	adds	r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bc80      	pop	{r7}
 8006eda:	4770      	bx	lr
 8006edc:	2000019c 	.word	0x2000019c

08006ee0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]

}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bc80      	pop	{r7}
 8006ef0:	4770      	bx	lr

08006ef2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
 8006efa:	460b      	mov	r3, r1
 8006efc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8006efe:	bf00      	nop
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bc80      	pop	{r7}
 8006f06:	4770      	bx	lr

08006f08 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	4603      	mov	r3, r0
 8006f10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006f16:	79fb      	ldrb	r3, [r7, #7]
 8006f18:	2b03      	cmp	r3, #3
 8006f1a:	d817      	bhi.n	8006f4c <USBD_Get_USB_Status+0x44>
 8006f1c:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <USBD_Get_USB_Status+0x1c>)
 8006f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f22:	bf00      	nop
 8006f24:	08006f35 	.word	0x08006f35
 8006f28:	08006f3b 	.word	0x08006f3b
 8006f2c:	08006f41 	.word	0x08006f41
 8006f30:	08006f47 	.word	0x08006f47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	73fb      	strb	r3, [r7, #15]
    break;
 8006f38:	e00b      	b.n	8006f52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	73fb      	strb	r3, [r7, #15]
    break;
 8006f3e:	e008      	b.n	8006f52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f40:	2301      	movs	r3, #1
 8006f42:	73fb      	strb	r3, [r7, #15]
    break;
 8006f44:	e005      	b.n	8006f52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f46:	2302      	movs	r3, #2
 8006f48:	73fb      	strb	r3, [r7, #15]
    break;
 8006f4a:	e002      	b.n	8006f52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	73fb      	strb	r3, [r7, #15]
    break;
 8006f50:	bf00      	nop
  }
  return usb_status;
 8006f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop

08006f60 <__libc_init_array>:
 8006f60:	b570      	push	{r4, r5, r6, lr}
 8006f62:	2500      	movs	r5, #0
 8006f64:	4e0c      	ldr	r6, [pc, #48]	; (8006f98 <__libc_init_array+0x38>)
 8006f66:	4c0d      	ldr	r4, [pc, #52]	; (8006f9c <__libc_init_array+0x3c>)
 8006f68:	1ba4      	subs	r4, r4, r6
 8006f6a:	10a4      	asrs	r4, r4, #2
 8006f6c:	42a5      	cmp	r5, r4
 8006f6e:	d109      	bne.n	8006f84 <__libc_init_array+0x24>
 8006f70:	f000 f822 	bl	8006fb8 <_init>
 8006f74:	2500      	movs	r5, #0
 8006f76:	4e0a      	ldr	r6, [pc, #40]	; (8006fa0 <__libc_init_array+0x40>)
 8006f78:	4c0a      	ldr	r4, [pc, #40]	; (8006fa4 <__libc_init_array+0x44>)
 8006f7a:	1ba4      	subs	r4, r4, r6
 8006f7c:	10a4      	asrs	r4, r4, #2
 8006f7e:	42a5      	cmp	r5, r4
 8006f80:	d105      	bne.n	8006f8e <__libc_init_array+0x2e>
 8006f82:	bd70      	pop	{r4, r5, r6, pc}
 8006f84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f88:	4798      	blx	r3
 8006f8a:	3501      	adds	r5, #1
 8006f8c:	e7ee      	b.n	8006f6c <__libc_init_array+0xc>
 8006f8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f92:	4798      	blx	r3
 8006f94:	3501      	adds	r5, #1
 8006f96:	e7f2      	b.n	8006f7e <__libc_init_array+0x1e>
 8006f98:	08007054 	.word	0x08007054
 8006f9c:	08007054 	.word	0x08007054
 8006fa0:	08007054 	.word	0x08007054
 8006fa4:	08007058 	.word	0x08007058

08006fa8 <memset>:
 8006fa8:	4603      	mov	r3, r0
 8006faa:	4402      	add	r2, r0
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d100      	bne.n	8006fb2 <memset+0xa>
 8006fb0:	4770      	bx	lr
 8006fb2:	f803 1b01 	strb.w	r1, [r3], #1
 8006fb6:	e7f9      	b.n	8006fac <memset+0x4>

08006fb8 <_init>:
 8006fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fba:	bf00      	nop
 8006fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fbe:	bc08      	pop	{r3}
 8006fc0:	469e      	mov	lr, r3
 8006fc2:	4770      	bx	lr

08006fc4 <_fini>:
 8006fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc6:	bf00      	nop
 8006fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fca:	bc08      	pop	{r3}
 8006fcc:	469e      	mov	lr, r3
 8006fce:	4770      	bx	lr
