library ieee;
use ieee.std_logic_1164.all;

entity d_flipflop is
    port (
        d : in std_logic;
        clk : in std_logic;
        reset : in std_logic;
        q : out std_logic
    );
end entity d_flipflop;

architecture behavioral of d_flipflop is
    signal q_internal : std_logic;
begin
    process (clk, reset)
    begin
        if reset = '1' then
            q_internal <= '0';
        elsif rising_edge(clk) then
            q_internal <= d;
        end if;
    end process;

    q <= q_internal;
end architecture behavioral;
