;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 230, #291
	JMN 230, #291
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-30
	SUB #10, <-101
	SUB @0, @2
	ADD 200, 0
	MOV -1, <-30
	SUB @0, @2
	SPL 102, <10
	SUB @127, 106
	ADD 230, 291
	ADD #72, -9
	JMN 0, 2
	SPL 890, <0
	SLT #890, 0
	SUB @127, 106
	MOV -7, <-20
	MOV -1, <-30
	SUB <521, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 121, 0
	ADD @27, 6
	SPL 0, <708
	JMN 7, @20
	SPL 0, <708
	CMP <521, 106
	SPL 0, <708
	SUB @-127, 100
	CMP -207, <-120
	SUB 102, @10
	JMN -8, @-20
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SPL 102, <10
	SPL 102, <10
	ADD #0, -509
	CMP @197, 906
	ADD #270, <1
	JMN -40, 809
	SUB @127, 106
	JMN 121, 0
	JMN 121, 0
