digraph "CFG for '_ZL153p_ZN2xf16xfChannelCombineILi256ELi256ELi0ELi9ELi1EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi24EEEtt_1RN3hls6streamI7ap_uintILi8EEEES4_S4_RNS0_IS1_ILi24EEEEtt' function" {
	label="CFG for '_ZL153p_ZN2xf16xfChannelCombineILi256ELi256ELi0ELi9ELi1EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi24EEEtt_1RN3hls6streamI7ap_uintILi8EEEES4_S4_RNS0_IS1_ILi24EEEEtt' function";

	Node0x2fd8ce0 [shape=record,label="{%0:\l  %1 = alloca %\"class.hls::stream.2\"*, align 8\l  %2 = alloca %\"class.hls::stream.2\"*, align 8\l  %3 = alloca %\"class.hls::stream.2\"*, align 8\l  %4 = alloca %\"class.hls::stream.3\"*, align 8\l  %5 = alloca i16, align 2\l  %6 = alloca i16, align 2\l  store %\"class.hls::stream.2\"* %_in1, %\"class.hls::stream.2\"** %1, align 8\l  store %\"class.hls::stream.2\"* %_in2, %\"class.hls::stream.2\"** %2, align 8\l  store %\"class.hls::stream.2\"* %_in3, %\"class.hls::stream.2\"** %3, align 8\l  store %\"class.hls::stream.3\"* %_out, %\"class.hls::stream.3\"** %4, align 8\l  store i16 %height, i16* %5, align 2\l  store i16 %width, i16* %6, align 2\l  %7 = load i16* %6, align 2\l  %8 = zext i16 %7 to i32\l  %9 = ashr i32 %8, 0\l  %10 = trunc i32 %9 to i16\l  store i16 %10, i16* %6, align 2\l  %11 = load %\"class.hls::stream.2\"** %1, align 8\l  %12 = load %\"class.hls::stream.2\"** %2, align 8\l  %13 = load %\"class.hls::stream.2\"** %3, align 8\l  %14 = load %\"class.hls::stream.3\"** %4, align 8\l  %15 = load i16* %5, align 2\l  %16 = load i16* %6, align 2\l  call void @_ZL165p_ZN2xf22xfChannelCombineKernelILi256ELi256ELi0ELi9ELi1ELi256EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi24EEEtt_1RN3hls6streamI7ap_uintILi8EEEES4_S4_RNS0_IS1_ILi24EEEEtt(%\"class.hls::stream.2\"* %11, %\"class.hls::stream.2\"* %12, %\"class.hls::stream.2\"* %13, %\"class.hls::stream.3\"* %14, i16 zeroext %15, i16 zeroext %16)\l  ret void\l}"];
}
