
*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 808.895 ; gain = 233.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topLevel' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:3]
	Parameter SAMPLE_COUNT bound to: 2082 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synthesizer' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:41]
	Parameter OCTAVEp3 bound to: 3'b110 
	Parameter OCTAVEp2 bound to: 3'b101 
	Parameter OCTAVEp1 bound to: 3'b100 
	Parameter OCTAVEp0 bound to: 3'b011 
	Parameter OCTAVEm1 bound to: 3'b010 
	Parameter OCTAVEm2 bound to: 3'b001 
	Parameter OCTAVEm3 bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'oscillator' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:199]
	Parameter SINE bound to: 2'b00 
	Parameter SQUARE bound to: 2'b01 
	Parameter TRIANGLE bound to: 2'b10 
	Parameter SAW bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sine_lut' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'sine_lut' (1#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:253]
WARNING: [Synth 8-6014] Unused sequential element dir_flag_reg was removed.  [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:224]
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (2#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:199]
INFO: [Synth 8-6157] synthesizing module 'mixer' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'mixer' (3#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:108]
INFO: [Synth 8-6157] synthesizing module 'filter' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:114]
	Parameter DO_NOTHING bound to: 3'b000 
	Parameter B0_TERM bound to: 3'b001 
	Parameter B1_TERM bound to: 3'b010 
	Parameter A1_TERM bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'filter_coeffs' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/filter_coeffs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'filter_coeffs' (4#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/filter_coeffs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'filter' (5#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:114]
WARNING: [Synth 8-7023] instance 'lpfilter' of module 'filter' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:83]
INFO: [Synth 8-6157] synthesizing module 'amplitude_control' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'amplitude_control' (6#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'synthesizer' (7#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:41]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (8#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'topLevel' (9#1) [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/sources_1/new/oscillator.sv:3]
WARNING: [Synth 8-3917] design topLevel has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design topLevel has unconnected port btnc
WARNING: [Synth 8-3331] design topLevel has unconnected port btnu
WARNING: [Synth 8-3331] design topLevel has unconnected port btnr
WARNING: [Synth 8-3331] design topLevel has unconnected port btnl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 882.539 ; gain = 307.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 882.539 ; gain = 307.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 882.539 ; gain = 307.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 882.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 975.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 975.254 ; gain = 400.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 975.254 ; gain = 400.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 975.254 ; gain = 400.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DO_NOTHING |                              000 |                              000
                 B0_TERM |                              001 |                              001
                 B1_TERM |                              010 |                              010
                 A1_TERM |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 975.254 ; gain = 400.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topLevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module sine_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oscillator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module filter_coeffs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 2     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP synth1/osc2/phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register synth1/osc2/phase_step_reg is absorbed into DSP synth1/osc2/phase0.
DSP Report: operator synth1/osc2/phase_step0 is absorbed into DSP synth1/osc2/phase0.
DSP Report: operator synth1/osc2/phase0 is absorbed into DSP synth1/osc2/phase0.
DSP Report: Generating DSP synth1/osc1/phase0, operation Mode is: C+((A:0x15d86)*(B:0x1b8))'.
DSP Report: register synth1/osc1/phase_step_reg is absorbed into DSP synth1/osc1/phase0.
DSP Report: operator synth1/osc1/phase_step0 is absorbed into DSP synth1/osc1/phase0.
DSP Report: operator synth1/osc1/phase0 is absorbed into DSP synth1/osc1/phase0.
DSP Report: Generating DSP synth1/lpfilter/mult_out, operation Mode is: A2*B2.
DSP Report: register synth1/lpfilter/mult2_reg is absorbed into DSP synth1/lpfilter/mult_out.
DSP Report: register synth1/lpfilter/mult1_reg is absorbed into DSP synth1/lpfilter/mult_out.
DSP Report: operator synth1/lpfilter/mult_out is absorbed into DSP synth1/lpfilter/mult_out.
WARNING: [Synth 8-3917] design topLevel has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design topLevel has unconnected port btnc
WARNING: [Synth 8-3331] design topLevel has unconnected port btnu
WARNING: [Synth 8-3331] design topLevel has unconnected port btnr
WARNING: [Synth 8-3331] design topLevel has unconnected port btnl
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[1]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[0]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[1]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[0]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[2]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[2]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[3]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[3]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[4]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[4]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[5]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[5]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc1/square_wave_reg[6]' (FDE) to 'synth1/osc1/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'synth1/osc2/square_wave_reg[6]' (FDE) to 'synth1/osc2/square_wave_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 975.254 ; gain = 400.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|topLevel    | synth1/lpfilter/fc/b0_out_reg | 256x15        | Block RAM      | 
|topLevel    | synth1/lpfilter/fc/a1_out_reg | 256x16        | Block RAM      | 
|topLevel    | synth1/osc2/lut_1/amp_out     | 256x8         | Block RAM      | 
|topLevel    | synth1/osc1/lut_1/amp_out     | 256x8         | Block RAM      | 
+------------+-------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|oscillator  | C+((A:0x15d86)*B)'         | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|oscillator  | C+((A:0x15d86)*(B:0x1b8))' | 17     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|filter      | A2*B2                      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1011.039 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1036.074 ; gain = 461.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/b0_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/a1_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1037.352 ; gain = 462.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    16|
|3     |DSP48E1    |     2|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |     3|
|6     |LUT2       |    76|
|7     |LUT3       |     6|
|8     |LUT4       |    14|
|9     |LUT5       |    24|
|10    |LUT6       |    48|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |RAMB18E1_3 |     1|
|14    |FDRE       |   137|
|15    |IBUF       |    18|
|16    |OBUF       |    17|
|17    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   367|
|2     |  nolabel_line36 |pwm           |    22|
|3     |  synth1         |synthesizer   |   281|
|4     |    lpfilter     |filter        |   172|
|5     |      fc         |filter_coeffs |    18|
|6     |    osc1         |oscillator    |    54|
|7     |    osc2         |oscillator_0  |    48|
|8     |    oscmixer     |mixer         |     7|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1042.156 ; gain = 374.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.156 ; gain = 467.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1054.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1054.219 ; gain = 756.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Praj/Documents/2020 Fall/6.111/SpaceSynth.runs/synth_1/topLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 12:12:20 2020...
