Running: xsim.dir/FPGA_SPI_wrapper_behav/xsimk.exe -simmode gui -wdb FPGA_SPI_wrapper_behav.wdb -simrunnum 0 -socket 54830
Design successfully loaded
Design Loading Memory Usage: 9644 KB (Peak: 9644 KB)
Design Loading CPU Usage: 46 ms
