
---------- Begin Simulation Statistics ----------
final_tick                                13025930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    270                       # Simulator instruction rate (inst/s)
host_mem_usage                                8010476                       # Number of bytes of host memory used
host_op_rate                                      276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29150.00                       # Real time elapsed on the host
host_tick_rate                                 322471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7857350                       # Number of instructions simulated
sim_ops                                       8039998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009400                       # Number of seconds simulated
sim_ticks                                  9400020000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.655057                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359378                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               371815                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                473                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2528                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            364810                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2778                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              551                       # Number of indirect misses.
system.cpu.branchPred.lookups                  386741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          518                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2283992                       # Number of instructions committed
system.cpu.committedOps                       2317948                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373591                       # CPI: cycles per instruction
system.cpu.discardedOps                          7466                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1159898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           712688                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2331836                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296420                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          7705255                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1514340     65.33%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.04%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75292      3.25%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                727308     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2317948                       # Class of committed instruction
system.cpu.quiesceCycles                      7334777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5373419                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        674839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214951                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::WriteClean              107                       # Transaction distribution
system.membus.trans_dist::CleanEvict              169                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           282                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       336896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        336896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       675124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       684537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1358711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21638254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016168                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1016155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016168                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1724391376                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9464250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              338656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1899500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7566085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1318205165                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             901500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2300701500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1828899628                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       416471                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       416471    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       416471                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    972829750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1729031215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    836628007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2565659222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1003953609                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1457127112                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2461080721                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2732984823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2293755120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5026739943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          180                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          196                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1225529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108936                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1334465                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1225529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1225529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1225529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108936                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1334465                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13722944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7888576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1457127112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2757441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459884553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2580420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    836628007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            839208427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2580420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2293755120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2757441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2299092981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000326984000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              386161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123259                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    154                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7699                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6909646330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12534155080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32247.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.02                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    370                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.286387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.205997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.705581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          620      2.70%      2.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          549      2.39%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          319      1.39%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          296      1.29%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      1.54%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          336      1.46%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.48%     12.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      1.95%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19688     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22948                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1687.157480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    700.036262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.94%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.79%      4.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     33.86%     38.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     55.12%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.51%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     970.551181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    823.157402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    230.777007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.51%      5.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.51%     11.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     88.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13713088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7888640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13722880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7888576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       839.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1459.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    839.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9399869375                       # Total gap between requests
system.mem_ctrls.avgGap                      27836.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13687168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1456078604.088076353073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2757440.941615017597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2689355.980093659367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 836525879.732170701027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12515920290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18234790                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10402956625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 164368592000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45135.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27448434.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1337635.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4924685135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    508620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3966791740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9692233.615222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2425496.958240                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5600875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11983375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8441503500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4584426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1222304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1222304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1222304                       # number of overall hits
system.cpu.icache.overall_hits::total         1222304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7808125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7808125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7808125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7808125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1222484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1222484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1222484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1222484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43378.472222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43378.472222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43378.472222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43378.472222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7527000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7527000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1222304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1222304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1222484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1222484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43378.472222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43378.472222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.616457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              606386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 27563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.616457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2445148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2445148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125041                       # number of overall hits
system.cpu.dcache.overall_hits::total          125041                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          520                       # number of overall misses
system.cpu.dcache.overall_misses::total           520                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40480000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40480000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77846.153846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77846.153846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77846.153846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77846.153846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32152500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32152500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32152500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32152500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10280000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10280000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76553.571429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76553.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76553.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76553.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.365110                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.365110                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    419                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22385625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22385625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79381.648936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79381.648936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21949375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21949375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77834.663121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77834.663121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.615222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.615222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18094375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18094375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76026.785714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76026.785714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73935.688406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73935.688406                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3512716875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3512716875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.709949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.709949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        67195                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        67195                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       269701                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       269701                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3394845876                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3394845876                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12587.442672                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12587.442672                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.017435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.825095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.017435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3197833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3197833                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13025930000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13026017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    270                       # Simulator instruction rate (inst/s)
host_mem_usage                                8010476                       # Number of bytes of host memory used
host_op_rate                                      276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29150.14                       # Real time elapsed on the host
host_tick_rate                                 322472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7857359                       # Number of instructions simulated
sim_ops                                       8040013                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009400                       # Number of seconds simulated
sim_ticks                                  9400107500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.653506                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359379                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               371822                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                474                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2530                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            364810                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2778                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              551                       # Number of indirect misses.
system.cpu.branchPred.lookups                  386750                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6782                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          518                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2284001                       # Number of instructions committed
system.cpu.committedOps                       2317963                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373639                       # CPI: cycles per instruction
system.cpu.discardedOps                          7473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1159919                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           712689                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2331930                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296416                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          7705395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1514348     65.33%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1008      0.04%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75298      3.25%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                727308     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2317963                       # Class of committed instruction
system.cpu.quiesceCycles                      7334777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5373465                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        674841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214952                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          273                       # Transaction distribution
system.membus.trans_dist::WriteClean              107                       # Transaction distribution
system.membus.trans_dist::CleanEvict              169                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           283                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       336896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        336896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       675127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       684540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1358714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21638382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016169                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1016156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016169                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1724398751                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9464250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              338656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1899500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7571835                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1318205165                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             901500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2300701500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1828899628                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       416471                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       416471    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       416471                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    972829750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1729015120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    836620220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2565635340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1003944263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1457113549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2461057812                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2732959384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2293733768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5026693152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          180                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          196                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1225518                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108935                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1334453                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1225518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1225518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1225518                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108935                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1334453                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13723008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7888640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1457113549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2764224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459877773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2587204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    836620220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            839207424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2587204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2293733768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2764224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2299085197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000326984000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              386164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214421                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    154                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7699                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6909646330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12534181330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32247.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.02                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58497.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214421                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    370                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.286387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.205997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.705581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          620      2.70%      2.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          549      2.39%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          319      1.39%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          296      1.29%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      1.54%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          336      1.46%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.48%     12.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      1.95%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19688     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22948                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1687.157480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    700.036262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.94%      3.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.79%      4.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     33.86%     38.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     55.12%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.51%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     970.551181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    823.157402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    230.777007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.51%      5.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.51%     11.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     88.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13713152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7888640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13722944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7888640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       839.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1459.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    839.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9400133125                       # Total gap between requests
system.mem_ctrls.avgGap                      27837.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13687168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1456065050.319903373718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2764223.707016116939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2689330.946481197141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 836518093.011170387268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12515920290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18261040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10402956625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 164368592000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45088.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27376201.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1337635.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4924685135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    508620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3966879240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9692233.615222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2425496.958240                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5600875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11983375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8441591000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4584426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1222316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1222316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1222316                       # number of overall hits
system.cpu.icache.overall_hits::total         1222316                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7808125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7808125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7808125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7808125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1222496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1222496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1222496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1222496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43378.472222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43378.472222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43378.472222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43378.472222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7527000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7527000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1222316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1222316                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1222496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1222496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43378.472222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43378.472222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.616498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2800750                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8286.242604                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.616498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2445172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2445172                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125046                       # number of overall hits
system.cpu.dcache.overall_hits::total          125046                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          521                       # number of overall misses
system.cpu.dcache.overall_misses::total           521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40540625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40540625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40540625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40540625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77813.099808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77813.099808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77813.099808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77813.099808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          273                       # number of writebacks
system.cpu.dcache.writebacks::total               273                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32211625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32211625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32211625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32211625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10280000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10280000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003353                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76512.173397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76512.173397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76512.173397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76512.173397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2192.365110                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2192.365110                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79315.371025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79315.371025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77768.551237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77768.551237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.615222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.615222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18094375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18094375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76026.785714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76026.785714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73935.688406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73935.688406                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       336896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3512716875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3512716875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.709949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.709949                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        67195                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        67195                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       269701                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       269701                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3394845876                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3394845876                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12587.442672                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12587.442672                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.016578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130129                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            139.324411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.016578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3197858                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3197858                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13026017500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
