# Tiny Tapeout project information
project:
  title:        "Explorer"  # Project title
  author:       "sylefeb"   # Your name
  discord:      "none"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "none"      # One line description of what your project does
  language:     "Silice"    # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     33000000    # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_explorer"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Button 0"
  ui[1]: "Button 1"
  ui[2]: "Button 2"
  ui[3]: "Button 3"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: "SPI screen, clock"
  uo[2]: "SPI screen, csn"
  uo[3]: "SPI screen, dc"
  uo[4]: "SPI screen, mosi"
  uo[5]: "SPI screen, resn"
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  # NOTE: during reset all are configured as inputs
  uio[0]: "QSPI ram, csn (output)"
  uio[1]: "QSPI ram, io0 (bidir)"
  uio[2]: "QSPI ram, io1 (bidir)"
  uio[3]: "QSPI ram, clock (output)"
  uio[4]: "QSPI ram, io2 (bidir)"
  uio[5]: "QSPI ram, io3 (bidir)"
  uio[6]: "QSPI ram, bank select 0 (output)"
  uio[7]: "QSPI ram, bank select 1 (output)"

# Do not change!
yaml_version: 6
