{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 22:03:53 2009 " "Info: Processing started: Tue Mar 24 22:03:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigCom32 -c DigCom32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigCom32 -c DigCom32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigCom32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigCom32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigCom32 " "Info: Found entity 1: DigCom32" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigCom32 " "Info: Elaborating entity \"DigCom32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ex1.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming ex1.mif was intended to be a quoted string" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DC32VQM.vhd 3 1 " "Warning: Using design file DC32VQM.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC32VQM_package " "Info: Found design unit 1: DC32VQM_package" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DC32VQM-design " "Info: Found design unit 2: DC32VQM-design" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DC32VQM " "Info: Found entity 1: DC32VQM" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC32VQM DC32VQM:inst " "Info: Elaborating entity \"DC32VQM\" for hierarchy \"DC32VQM:inst\"" {  } { { "DigCom32.bdf" "inst" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "simplecom_ro1.vqm 1 1 " "Warning: Using design file simplecom_ro1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simplecom_ro1 " "Info: Found entity 1: simplecom_ro1" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 21 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplecom_ro1 DC32VQM:inst\|simplecom_ro1:DC_inst " "Info: Elaborating entity \"simplecom_ro1\" for hierarchy \"DC32VQM:inst\|simplecom_ro1:DC_inst\"" {  } { { "DC32VQM.vhd" "DC_inst" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "DigCom32.bdf" "inst1" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ex1.mif " "Info: Parameter \"LPM_FILE\" = \"ex1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2891 " "Info: Found entity 1: altsyncram_2891" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/db/altsyncram_2891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2891 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated " "Info: Elaborating entity \"altsyncram_2891\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2369 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2350 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2331 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2312 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2445 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2426 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2407 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2388 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2255 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2160 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2236 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2217 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2198 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2179 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2274 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/simplecom_ro1.vqm" 2293 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[10\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[10\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[15\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[15\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[11\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[11\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[12\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[12\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[13\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[13\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[14\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[14\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[9\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[9\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[8\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[8\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SegOut1\[0\] GND " "Warning (13410): Pin \"SegOut1\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 224 928 1104 240 "SegOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SegOut2\[0\] GND " "Warning (13410): Pin \"SegOut2\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 240 928 1104 256 "SegOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[24\] GND " "Warning (13410): Pin \"SelectedReg\[24\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[16\] GND " "Warning (13410): Pin \"SelectedReg\[16\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[8\] GND " "Warning (13410): Pin \"SelectedReg\[8\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[0\] GND " "Warning (13410): Pin \"SelectedReg\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "875 " "Info: Implemented 875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "769 " "Info: Implemented 769 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 22:04:00 2009 " "Info: Processing ended: Tue Mar 24 22:04:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
