[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Max2_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Max2|Max2>io_out",
    "sources":[
      "~Max2|Max2>io_in0",
      "~Max2|Max2>io_in1"
    ]
  }
]