module wideexpr_00444(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[3]?(ctrl[6]?u7:|(3'sb010)):(2'b01)>=((ctrl[1]?((ctrl[1]?u7:s7))^~({1'sb0,1'sb0}):$signed(u0)))))<<(~(((5'sb01000)-(($signed(3'sb010))>>>(s5)))^~($signed(6'b011010))));
  assign y1 = (ctrl[6]?(1'sb1)^((ctrl[1]?$signed({+({s3,s5,s4,5'sb11010})}):$signed(1'sb1))):((3'sb110)^~(-(s2)))^(+(6'sb011010)));
  assign y2 = 5'sb11001;
  assign y3 = (4'sb1011)^(u6);
  assign y4 = ((ctrl[5]?(ctrl[7]?(ctrl[7]?+({(6'sb001001)<<<(s4),(ctrl[1]?(4'sb0000)&((2'sb11)|(s3)):(ctrl[3]?s7:(ctrl[0]?5'sb11001:3'sb110)))}):(ctrl[4]?((ctrl[4]?(5'sb00001)>>(1'sb0):s7))<<(u3):-(s2))):1'sb0):$signed(6'sb000111)))>>(s4);
  assign y5 = {(+((ctrl[6]?s0:(ctrl[5]?s5:(+($signed(1'sb0)))<<<((ctrl[6]?6'sb000100:(2'sb01)<<<(3'sb111)))))))>>($signed(2'sb00)),({{2{u3}},(3'sb001)!=(((+({s7}))|(((ctrl[4]?1'sb0:4'sb0101))-(-(s1))))>>({(ctrl[0]?(2'sb10)|(3'sb010):5'sb01100),&((ctrl[6]?3'sb110:2'sb01)),u7,(ctrl[7]?+(s1):s2)})),6'sb111001,{2{3'sb101}}})^~(u7),$unsigned((ctrl[4]?s2:{|((+((ctrl[7]?s3:s6)))^~(s3)),($signed((s2)|((6'sb111101)<<(2'sb00))))^~((ctrl[7]?((3'sb011)<<<(4'sb0010))+((s1)<<(1'sb1)):-($unsigned(s1)))),s0,{4{6'sb100000}}})),(((5'sb10101)!=(s3))&(((ctrl[5]?{{4{(s3)&(s6)}},(ctrl[7]?(s4)<<<(1'sb0):(6'sb101100)&(3'sb110)),s5}:($signed(s1))+((3'sb110)<((s7)<<(s7)))))>(((5'sb11010)<<(-(1'sb1)))+(1'sb1))))&((ctrl[0]?(-({$signed((ctrl[6]?s0:s2)),(ctrl[0]?~&(s3):(2'b00)&(3'sb101)),(ctrl[2]?(6'b011001)>=(s5):(ctrl[7]?u2:s2))}))^~(3'sb101):~|((ctrl[0]?5'b01111:(s5)&($unsigned((ctrl[4]?s3:s2)))))))};
  assign y6 = (((u1)|((6'sb010100)<<<(s0)))+(((($signed($signed((ctrl[6]?u0:6'b111001))))&(((s0)>>((4'b0011)^~(6'b100110)))>>>(~^({2'b10,1'b1,3'sb101}))))&((((ctrl[5]?$signed(s6):2'sb10))<<<($unsigned((5'sb11111)+(s0))))>>($signed({2'b01,(1'sb0)<<(u4)}))))>(-(5'sb00111))))>>(((ctrl[4]?u0:$signed((ctrl[4]?3'sb001:$signed(1'sb0)))))^~(5'sb10011));
  assign y7 = -($signed(s5));
endmodule
