#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5585cadf85b0 .scope module, "modo16bits_tb" "modo16bits_tb" 2 4;
 .timescale 0 0;
v0x5585cae3f290_0 .net "clk_tb", 0 0, v0x5585cae1a070_0;  1 drivers
v0x5585cae3f350_0 .net "d", 15 0, v0x5585cae16780_0;  1 drivers
v0x5585cae3f460_0 .net "enable_tb", 0 0, v0x5585cae12e90_0;  1 drivers
v0x5585cae3f500_0 .net "modo_tb", 1 0, v0x5585cae0f570_0;  1 drivers
v0x5585cae3f5a0_0 .net "q", 15 0, L_0x5585cae3fb80;  1 drivers
v0x5585cae3f700_0 .net "rco_tb", 0 0, v0x5585cae3e7f0_0;  1 drivers
v0x5585cae3f7a0_0 .net "rst_tb", 0 0, v0x5585cae3b8e0_0;  1 drivers
S_0x5585cadf8730 .scope module, "T1" "tester" 2 19, 3 1 0, S_0x5585cadf85b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "enable"
    .port_info 3 /OUTPUT 2 "modo"
    .port_info 4 /OUTPUT 16 "d"
    .port_info 5 /INPUT 16 "q"
    .port_info 6 /INPUT 1 "rco"
v0x5585cae1a070_0 .var "clk", 0 0;
v0x5585cae16780_0 .var "d", 15 0;
v0x5585cae12e90_0 .var "enable", 0 0;
v0x5585cae0f570_0 .var "modo", 1 0;
v0x5585cae3b6f0_0 .net "q", 15 0, L_0x5585cae3fb80;  alias, 1 drivers
v0x5585cae3b820_0 .net "rco", 0 0, v0x5585cae3e7f0_0;  alias, 1 drivers
v0x5585cae3b8e0_0 .var "rst", 0 0;
S_0x5585cae3ba80 .scope module, "U1" "MODO_16bit" 2 9, 4 3 0, S_0x5585cadf85b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 16 "d"
    .port_info 5 /OUTPUT 16 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x5585cae3ea30_0 .net "clk", 0 0, v0x5585cae1a070_0;  alias, 1 drivers
v0x5585cae3eaf0_0 .net "d", 15 0, v0x5585cae16780_0;  alias, 1 drivers
v0x5585cae3ebb0_0 .net "enable", 0 0, v0x5585cae12e90_0;  alias, 1 drivers
v0x5585cae3ec80_0 .net "modo", 1 0, v0x5585cae0f570_0;  alias, 1 drivers
v0x5585cae3ed20_0 .net "q", 15 0, L_0x5585cae3fb80;  alias, 1 drivers
v0x5585cae3edc0_0 .net "rco", 0 0, v0x5585cae3e7f0_0;  alias, 1 drivers
v0x5585cae3eeb0_0 .net "rco_1", 0 0, v0x5585cae3c590_0;  1 drivers
v0x5585cae3efa0_0 .net "rco_2", 0 0, v0x5585cae3d130_0;  1 drivers
v0x5585cae3f090_0 .net "rco_3", 0 0, v0x5585cae3dcd0_0;  1 drivers
v0x5585cae3f130_0 .net "rst", 0 0, v0x5585cae3b8e0_0;  alias, 1 drivers
L_0x5585cae3f840 .part v0x5585cae16780_0, 0, 4;
L_0x5585cae3f8e0 .part v0x5585cae16780_0, 4, 4;
L_0x5585cae3fa10 .part v0x5585cae16780_0, 8, 4;
L_0x5585cae3fab0 .part v0x5585cae16780_0, 12, 4;
L_0x5585cae3fb80 .concat8 [ 4 4 4 4], v0x5585cae3c4a0_0, v0x5585cae3d000_0, v0x5585cae3dba0_0, v0x5585cae3e710_0;
S_0x5585cae3bd20 .scope module, "M0" "MODO" 4 12, 5 1 0, S_0x5585cae3ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x5585cae3c1e0_0 .net "clk", 0 0, v0x5585cae1a070_0;  alias, 1 drivers
v0x5585cae3c2a0_0 .net "d", 3 0, L_0x5585cae3f840;  1 drivers
v0x5585cae3c360_0 .net "enable", 0 0, v0x5585cae12e90_0;  alias, 1 drivers
v0x5585cae3c400_0 .net "modo", 1 0, v0x5585cae0f570_0;  alias, 1 drivers
v0x5585cae3c4a0_0 .var "q", 3 0;
v0x5585cae3c590_0 .var "rco", 0 0;
v0x5585cae3c650_0 .net "rst", 0 0, v0x5585cae3b8e0_0;  alias, 1 drivers
E_0x5585cadf2780/0 .event edge, v0x5585cae3c2a0_0;
E_0x5585cadf2780/1 .event posedge, v0x5585cae12e90_0, v0x5585cae3b8e0_0, v0x5585cae1a070_0;
E_0x5585cadf2780 .event/or E_0x5585cadf2780/0, E_0x5585cadf2780/1;
S_0x5585cae3bff0 .scope begin, "COUNT" "COUNT" 5 18, 5 18 0, S_0x5585cae3bd20;
 .timescale 0 0;
S_0x5585cae3c7b0 .scope module, "M1" "MODO" 4 21, 5 1 0, S_0x5585cae3ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x5585cae3cc70_0 .net "clk", 0 0, v0x5585cae3c590_0;  alias, 1 drivers
v0x5585cae3cd30_0 .net "d", 3 0, L_0x5585cae3f8e0;  1 drivers
v0x5585cae3cdf0_0 .net "enable", 0 0, v0x5585cae12e90_0;  alias, 1 drivers
v0x5585cae3cf10_0 .net "modo", 1 0, v0x5585cae0f570_0;  alias, 1 drivers
v0x5585cae3d000_0 .var "q", 3 0;
v0x5585cae3d130_0 .var "rco", 0 0;
v0x5585cae3d1f0_0 .net "rst", 0 0, v0x5585cae3b8e0_0;  alias, 1 drivers
E_0x5585cae1ab00/0 .event edge, v0x5585cae3cd30_0;
E_0x5585cae1ab00/1 .event posedge, v0x5585cae12e90_0, v0x5585cae3b8e0_0, v0x5585cae3c590_0;
E_0x5585cae1ab00 .event/or E_0x5585cae1ab00/0, E_0x5585cae1ab00/1;
S_0x5585cae3ca80 .scope begin, "COUNT" "COUNT" 5 18, 5 18 0, S_0x5585cae3c7b0;
 .timescale 0 0;
S_0x5585cae3d400 .scope module, "M2" "MODO" 4 30, 5 1 0, S_0x5585cae3ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x5585cae3d8e0_0 .net "clk", 0 0, v0x5585cae3d130_0;  alias, 1 drivers
v0x5585cae3d9a0_0 .net "d", 3 0, L_0x5585cae3fa10;  1 drivers
v0x5585cae3da60_0 .net "enable", 0 0, v0x5585cae12e90_0;  alias, 1 drivers
v0x5585cae3db00_0 .net "modo", 1 0, v0x5585cae0f570_0;  alias, 1 drivers
v0x5585cae3dba0_0 .var "q", 3 0;
v0x5585cae3dcd0_0 .var "rco", 0 0;
v0x5585cae3dd90_0 .net "rst", 0 0, v0x5585cae3b8e0_0;  alias, 1 drivers
E_0x5585cae3d680/0 .event edge, v0x5585cae3d9a0_0;
E_0x5585cae3d680/1 .event posedge, v0x5585cae12e90_0, v0x5585cae3b8e0_0, v0x5585cae3d130_0;
E_0x5585cae3d680 .event/or E_0x5585cae3d680/0, E_0x5585cae3d680/1;
S_0x5585cae3d6f0 .scope begin, "COUNT" "COUNT" 5 18, 5 18 0, S_0x5585cae3d400;
 .timescale 0 0;
S_0x5585cae3df50 .scope module, "M3" "MODO" 4 39, 5 1 0, S_0x5585cae3ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x5585cae3e450_0 .net "clk", 0 0, v0x5585cae3dcd0_0;  alias, 1 drivers
v0x5585cae3e510_0 .net "d", 3 0, L_0x5585cae3fab0;  1 drivers
v0x5585cae3e5d0_0 .net "enable", 0 0, v0x5585cae12e90_0;  alias, 1 drivers
v0x5585cae3e670_0 .net "modo", 1 0, v0x5585cae0f570_0;  alias, 1 drivers
v0x5585cae3e710_0 .var "q", 3 0;
v0x5585cae3e7f0_0 .var "rco", 0 0;
v0x5585cae3e890_0 .net "rst", 0 0, v0x5585cae3b8e0_0;  alias, 1 drivers
E_0x5585cae3e1d0/0 .event edge, v0x5585cae3e510_0;
E_0x5585cae3e1d0/1 .event posedge, v0x5585cae12e90_0, v0x5585cae3b8e0_0, v0x5585cae3dcd0_0;
E_0x5585cae3e1d0 .event/or E_0x5585cae3e1d0/0, E_0x5585cae3e1d0/1;
S_0x5585cae3e260 .scope begin, "COUNT" "COUNT" 5 18, 5 18 0, S_0x5585cae3df50;
 .timescale 0 0;
    .scope S_0x5585cae3bd20;
T_0 ;
    %wait E_0x5585cadf2780;
    %load/vec4 v0x5585cae3c590_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3c590_0, 0;
T_0.0 ;
    %load/vec4 v0x5585cae3c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3c590_0, 0;
    %load/vec4 v0x5585cae3c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %fork t_1, S_0x5585cae3bff0;
    %jmp t_0;
    .scope S_0x5585cae3bff0;
t_1 ;
T_0.9 ;
    %load/vec4 v0x5585cae3c360_0;
    %flag_set/vec4 8;
    %jmp/0xz T_0.10, 8;
    %load/vec4 v0x5585cae3c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.11 ;
    %load/vec4 v0x5585cae3c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0x5585cae3c590_0;
    %pad/u 4;
    %store/vec4 v0x5585cae3c4a0_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x5585cae3c4a0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_0.18, 5;
    %load/vec4 v0x5585cae3c4a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3c590_0, 0;
T_0.19 ;
T_0.17 ;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5585cae3c4a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v0x5585cae3c4a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3c590_0, 0;
T_0.21 ;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5585cae3c4a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0x5585cae3c4a0_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x5585cae3c4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.27;
T_0.25 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3c590_0, 0;
T_0.23 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x5585cae3c2a0_0;
    %assign/vec4 v0x5585cae3c4a0_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5585cae3c590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae3c590_0, 0, 1;
T_0.28 ;
    %disable S_0x5585cae3bff0;
    %jmp T_0.9;
T_0.10 ;
    %end;
    .scope S_0x5585cae3bd20;
t_0 %join;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5585cae3c7b0;
T_1 ;
    %wait E_0x5585cae1ab00;
    %load/vec4 v0x5585cae3d130_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3d130_0, 0;
T_1.0 ;
    %load/vec4 v0x5585cae3d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3d130_0, 0;
    %load/vec4 v0x5585cae3cf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %fork t_3, S_0x5585cae3ca80;
    %jmp t_2;
    .scope S_0x5585cae3ca80;
t_3 ;
T_1.9 ;
    %load/vec4 v0x5585cae3cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_1.10, 8;
    %load/vec4 v0x5585cae3cf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x5585cae3d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x5585cae3d130_0;
    %pad/u 4;
    %store/vec4 v0x5585cae3d000_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x5585cae3d000_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0x5585cae3d000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3d130_0, 0;
T_1.19 ;
T_1.17 ;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5585cae3d000_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v0x5585cae3d000_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3d130_0, 0;
T_1.21 ;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5585cae3d000_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.22, 5;
    %load/vec4 v0x5585cae3d000_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x5585cae3d000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.27;
T_1.25 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3d130_0, 0;
T_1.23 ;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x5585cae3cd30_0;
    %assign/vec4 v0x5585cae3d000_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5585cae3d130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae3d130_0, 0, 1;
T_1.28 ;
    %disable S_0x5585cae3ca80;
    %jmp T_1.9;
T_1.10 ;
    %end;
    .scope S_0x5585cae3c7b0;
t_2 %join;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5585cae3d400;
T_2 ;
    %wait E_0x5585cae3d680;
    %load/vec4 v0x5585cae3dcd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3dcd0_0, 0;
T_2.0 ;
    %load/vec4 v0x5585cae3dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3dcd0_0, 0;
    %load/vec4 v0x5585cae3db00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %fork t_5, S_0x5585cae3d6f0;
    %jmp t_4;
    .scope S_0x5585cae3d6f0;
t_5 ;
T_2.9 ;
    %load/vec4 v0x5585cae3da60_0;
    %flag_set/vec4 8;
    %jmp/0xz T_2.10, 8;
    %load/vec4 v0x5585cae3db00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.11 ;
    %load/vec4 v0x5585cae3dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x5585cae3dcd0_0;
    %pad/u 4;
    %store/vec4 v0x5585cae3dba0_0, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x5585cae3dba0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_2.18, 5;
    %load/vec4 v0x5585cae3dba0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3dcd0_0, 0;
T_2.19 ;
T_2.17 ;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5585cae3dba0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.20, 5;
    %load/vec4 v0x5585cae3dba0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3dcd0_0, 0;
T_2.21 ;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5585cae3dba0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.22, 5;
    %load/vec4 v0x5585cae3dba0_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x5585cae3dba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %jmp T_2.27;
T_2.24 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.27;
T_2.25 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3dcd0_0, 0;
T_2.23 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5585cae3d9a0_0;
    %assign/vec4 v0x5585cae3dba0_0, 0;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5585cae3dcd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae3dcd0_0, 0, 1;
T_2.28 ;
    %disable S_0x5585cae3d6f0;
    %jmp T_2.9;
T_2.10 ;
    %end;
    .scope S_0x5585cae3d400;
t_4 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5585cae3df50;
T_3 ;
    %wait E_0x5585cae3e1d0;
    %load/vec4 v0x5585cae3e7f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3e7f0_0, 0;
T_3.0 ;
    %load/vec4 v0x5585cae3e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5585cae3e7f0_0, 0;
    %load/vec4 v0x5585cae3e670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %fork t_7, S_0x5585cae3e260;
    %jmp t_6;
    .scope S_0x5585cae3e260;
t_7 ;
T_3.9 ;
    %load/vec4 v0x5585cae3e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_3.10, 8;
    %load/vec4 v0x5585cae3e670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x5585cae3e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5585cae3e7f0_0;
    %pad/u 4;
    %store/vec4 v0x5585cae3e710_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x5585cae3e710_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v0x5585cae3e710_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3e7f0_0, 0;
T_3.19 ;
T_3.17 ;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5585cae3e710_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.20, 5;
    %load/vec4 v0x5585cae3e710_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3e7f0_0, 0;
T_3.21 ;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5585cae3e710_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x5585cae3e710_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x5585cae3e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585cae3e7f0_0, 0;
T_3.23 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5585cae3e510_0;
    %assign/vec4 v0x5585cae3e710_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5585cae3e7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae3e7f0_0, 0, 1;
T_3.28 ;
    %disable S_0x5585cae3e260;
    %jmp T_3.9;
T_3.10 ;
    %end;
    .scope S_0x5585cae3df50;
t_6 %join;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5585cadf8730;
T_4 ;
    %vpi_call 3 11 "$monitor", "clk=%b, rst=%b, enable=%b, modo=%b, d=%b, q=%b, rco=%b", v0x5585cae1a070_0, v0x5585cae3b8e0_0, v0x5585cae12e90_0, v0x5585cae0f570_0, v0x5585cae16780_0, v0x5585cae3b6f0_0, v0x5585cae3b820_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae1a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585cae3b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5585cae12e90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5585cae0f570_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5585cae0f570_0, 0, 2;
    %delay 131072, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5585cae0f570_0, 0, 2;
    %delay 2048, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5585cae0f570_0, 0, 2;
    %delay 2048, 0;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5585cae16780_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5585cae0f570_0, 0, 2;
    %delay 2048, 0;
    %delay 4, 0;
    %vpi_call 3 34 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5585cadf8730;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x5585cae1a070_0;
    %nor/r;
    %store/vec4 v0x5585cae1a070_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5585cadf85b0;
T_6 ;
    %vpi_call 2 30 "$dumpfile", "resultados16.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x5585cadf85b0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "modo16bits_tb.v";
    "./modo16bits_tester.v";
    "./modo16bits.v";
    "./modoContador.v";
