<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_342{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_342{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_342{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_342{left:69px;bottom:457px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#t5_342{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_342{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t7_342{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t8_342{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t9_342{left:539px;bottom:979px;letter-spacing:-0.11px;}
#ta_342{left:81px;bottom:955px;letter-spacing:-0.17px;}
#tb_342{left:138px;bottom:955px;letter-spacing:-0.16px;}
#tc_342{left:189px;bottom:955px;letter-spacing:-0.13px;}
#td_342{left:539px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_342{left:539px;bottom:933px;letter-spacing:-0.11px;}
#tf_342{left:77px;bottom:909px;letter-spacing:-0.13px;}
#tg_342{left:95px;bottom:892px;}
#th_342{left:77px;bottom:875px;letter-spacing:-0.15px;}
#ti_342{left:138px;bottom:909px;letter-spacing:-0.12px;}
#tj_342{left:152px;bottom:892px;}
#tk_342{left:138px;bottom:875px;letter-spacing:-0.15px;}
#tl_342{left:189px;bottom:909px;letter-spacing:-0.14px;}
#tm_342{left:538px;bottom:909px;letter-spacing:-0.11px;}
#tn_342{left:539px;bottom:888px;letter-spacing:-0.11px;}
#to_342{left:78px;bottom:851px;letter-spacing:-0.16px;}
#tp_342{left:138px;bottom:851px;letter-spacing:-0.17px;}
#tq_342{left:188px;bottom:851px;letter-spacing:-0.13px;}
#tr_342{left:538px;bottom:851px;letter-spacing:-0.11px;}
#ts_342{left:539px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_342{left:539px;bottom:813px;letter-spacing:-0.11px;}
#tu_342{left:78px;bottom:788px;letter-spacing:-0.16px;}
#tv_342{left:138px;bottom:788px;letter-spacing:-0.17px;}
#tw_342{left:188px;bottom:788px;letter-spacing:-0.14px;}
#tx_342{left:539px;bottom:788px;letter-spacing:-0.12px;}
#ty_342{left:539px;bottom:771px;letter-spacing:-0.13px;}
#tz_342{left:539px;bottom:750px;letter-spacing:-0.11px;}
#t10_342{left:77px;bottom:726px;letter-spacing:-0.13px;}
#t11_342{left:95px;bottom:709px;}
#t12_342{left:77px;bottom:692px;letter-spacing:-0.15px;}
#t13_342{left:138px;bottom:726px;letter-spacing:-0.15px;}
#t14_342{left:152px;bottom:709px;}
#t15_342{left:138px;bottom:692px;letter-spacing:-0.15px;}
#t16_342{left:189px;bottom:726px;letter-spacing:-0.15px;}
#t17_342{left:539px;bottom:726px;letter-spacing:-0.12px;}
#t18_342{left:539px;bottom:704px;letter-spacing:-0.11px;}
#t19_342{left:77px;bottom:668px;letter-spacing:-0.13px;}
#t1a_342{left:95px;bottom:651px;}
#t1b_342{left:77px;bottom:634px;letter-spacing:-0.15px;}
#t1c_342{left:138px;bottom:668px;letter-spacing:-0.15px;}
#t1d_342{left:152px;bottom:651px;}
#t1e_342{left:138px;bottom:634px;letter-spacing:-0.15px;}
#t1f_342{left:189px;bottom:668px;letter-spacing:-0.14px;}
#t1g_342{left:539px;bottom:668px;letter-spacing:-0.11px;}
#t1h_342{left:539px;bottom:651px;letter-spacing:-0.13px;}
#t1i_342{left:539px;bottom:629px;letter-spacing:-0.11px;}
#t1j_342{left:77px;bottom:605px;letter-spacing:-0.17px;}
#t1k_342{left:138px;bottom:605px;letter-spacing:-0.17px;}
#t1l_342{left:188px;bottom:605px;letter-spacing:-0.15px;}
#t1m_342{left:539px;bottom:605px;letter-spacing:-0.11px;}
#t1n_342{left:539px;bottom:584px;letter-spacing:-0.11px;}
#t1o_342{left:77px;bottom:559px;letter-spacing:-0.16px;}
#t1p_342{left:138px;bottom:559px;letter-spacing:-0.16px;}
#t1q_342{left:189px;bottom:559px;letter-spacing:-0.14px;}
#t1r_342{left:539px;bottom:559px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_342{left:539px;bottom:538px;letter-spacing:-0.11px;}
#t1t_342{left:76px;bottom:513px;letter-spacing:-0.15px;}
#t1u_342{left:138px;bottom:513px;letter-spacing:-0.17px;}
#t1v_342{left:189px;bottom:513px;letter-spacing:-0.14px;}
#t1w_342{left:539px;bottom:513px;letter-spacing:-0.12px;}
#t1x_342{left:539px;bottom:492px;letter-spacing:-0.11px;}
#t1y_342{left:157px;bottom:395px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_342{left:243px;bottom:395px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t20_342{left:100px;bottom:373px;letter-spacing:-0.12px;}
#t21_342{left:101px;bottom:356px;letter-spacing:-0.14px;}
#t22_342{left:230px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_342{left:467px;bottom:356px;letter-spacing:-0.15px;}
#t24_342{left:647px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t25_342{left:87px;bottom:331px;letter-spacing:-0.18px;}
#t26_342{left:143px;bottom:331px;letter-spacing:-0.14px;}
#t27_342{left:81px;bottom:307px;letter-spacing:-0.15px;}
#t28_342{left:142px;bottom:307px;letter-spacing:-0.17px;}
#t29_342{left:189px;bottom:307px;letter-spacing:-0.16px;}
#t2a_342{left:539px;bottom:307px;letter-spacing:-0.11px;}
#t2b_342{left:189px;bottom:283px;}
#t2c_342{left:539px;bottom:283px;letter-spacing:-0.15px;}
#t2d_342{left:539px;bottom:261px;letter-spacing:-0.11px;}
#t2e_342{left:539px;bottom:244px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2f_342{left:539px;bottom:228px;letter-spacing:-0.1px;}
#t2g_342{left:189px;bottom:203px;}
#t2h_342{left:539px;bottom:203px;letter-spacing:-0.14px;}
#t2i_342{left:539px;bottom:182px;letter-spacing:-0.1px;}
#t2j_342{left:539px;bottom:165px;letter-spacing:-0.11px;}
#t2k_342{left:539px;bottom:148px;letter-spacing:-0.1px;}
#t2l_342{left:87px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2m_342{left:173px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2n_342{left:316px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2o_342{left:551px;bottom:1068px;letter-spacing:0.12px;}
#t2p_342{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2q_342{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2r_342{left:230px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2s_342{left:467px;bottom:1028px;letter-spacing:-0.15px;}
#t2t_342{left:647px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2u_342{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2v_342{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_342{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_342{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_342{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_342{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_342{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_342{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts342" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg342" style="-webkit-user-select: none;"><object width="935" height="1210" data="342/342.svg" type="image/svg+xml" id="pdf342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_342" class="t s1_342">2-326 </span><span id="t2_342" class="t s1_342">Vol. 4 </span>
<span id="t3_342" class="t s2_342">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_342" class="t s3_342">The MSRs listed in Table 2-47 are unique to the 12th and 13th generation Intel Core processor P-core. These MSRs </span>
<span id="t5_342" class="t s3_342">are not supported on the processor E-core. </span>
<span id="t6_342" class="t s4_342">776H </span><span id="t7_342" class="t s4_342">1910 </span><span id="t8_342" class="t s4_342">IA32_HWP_CTL </span><span id="t9_342" class="t s4_342">See Table 2-2. </span>
<span id="ta_342" class="t s4_342">981H </span><span id="tb_342" class="t s4_342">2433 </span><span id="tc_342" class="t s4_342">IA32_TME_CAPABILITY </span><span id="td_342" class="t s4_342">Memory Encryption Capability MSR </span>
<span id="te_342" class="t s4_342">See Table 2-2. </span>
<span id="tf_342" class="t s4_342">1200H </span>
<span id="tg_342" class="t s4_342">- </span>
<span id="th_342" class="t s4_342">121FH </span>
<span id="ti_342" class="t s4_342">4608 </span>
<span id="tj_342" class="t s4_342">- </span>
<span id="tk_342" class="t s4_342">4639 </span>
<span id="tl_342" class="t s4_342">IA32_LBR_x_INFO </span><span id="tm_342" class="t s4_342">Last Branch Record Entry X Info Register (R/W) </span>
<span id="tn_342" class="t s4_342">See Table 2-2. </span>
<span id="to_342" class="t s4_342">14CEH </span><span id="tp_342" class="t s4_342">5326 </span><span id="tq_342" class="t s4_342">IA32_LBR_CTL </span><span id="tr_342" class="t s4_342">Last Branch Record Enabling and Configuration </span>
<span id="ts_342" class="t s4_342">Register (R/W) </span>
<span id="tt_342" class="t s4_342">See Table 2-2. </span>
<span id="tu_342" class="t s4_342">14CFH </span><span id="tv_342" class="t s4_342">5327 </span><span id="tw_342" class="t s4_342">IA32_LBR_DEPTH </span><span id="tx_342" class="t s4_342">Last Branch Record Maximum Stack Depth Register </span>
<span id="ty_342" class="t s4_342">(R/W) </span>
<span id="tz_342" class="t s4_342">See Table 2-2. </span>
<span id="t10_342" class="t s4_342">1500H </span>
<span id="t11_342" class="t s4_342">- </span>
<span id="t12_342" class="t s4_342">151FH </span>
<span id="t13_342" class="t s4_342">5376 </span>
<span id="t14_342" class="t s4_342">- </span>
<span id="t15_342" class="t s4_342">5407 </span>
<span id="t16_342" class="t s4_342">IA32_LBR_x_FROM_IP </span><span id="t17_342" class="t s4_342">Last Branch Record Entry X Source IP Register (R/W) </span>
<span id="t18_342" class="t s4_342">See Table 2-2. </span>
<span id="t19_342" class="t s4_342">1600H </span>
<span id="t1a_342" class="t s4_342">- </span>
<span id="t1b_342" class="t s4_342">161FH </span>
<span id="t1c_342" class="t s4_342">5632 </span>
<span id="t1d_342" class="t s4_342">- </span>
<span id="t1e_342" class="t s4_342">5663 </span>
<span id="t1f_342" class="t s4_342">IA32_LBR_x_TO_IP </span><span id="t1g_342" class="t s4_342">Last Branch Record Entry X Destination IP Register </span>
<span id="t1h_342" class="t s4_342">(R/W) </span>
<span id="t1i_342" class="t s4_342">See Table 2-2. </span>
<span id="t1j_342" class="t s4_342">17D2H </span><span id="t1k_342" class="t s4_342">6098 </span><span id="t1l_342" class="t s4_342">IA32_THREAD_FEEDBACK_CHAR </span><span id="t1m_342" class="t s4_342">Thread Feedback Characteristics (R/O) </span>
<span id="t1n_342" class="t s4_342">See Table 2-2. </span>
<span id="t1o_342" class="t s4_342">17D4H </span><span id="t1p_342" class="t s4_342">6100 </span><span id="t1q_342" class="t s4_342">IA32_HW_FEEDBACK_THREAD_CONFIG </span><span id="t1r_342" class="t s4_342">Hardware Feedback Thread Configuration (R/W) </span>
<span id="t1s_342" class="t s4_342">See Table 2-2. </span>
<span id="t1t_342" class="t s4_342">17DAH </span><span id="t1u_342" class="t s4_342">6106 </span><span id="t1v_342" class="t s4_342">IA32_HRESET_ENABLE </span><span id="t1w_342" class="t s4_342">History Reset Enable (R/W) </span>
<span id="t1x_342" class="t s4_342">See Table 2-2. </span>
<span id="t1y_342" class="t s5_342">Table 2-47. </span><span id="t1z_342" class="t s5_342">MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core </span>
<span id="t20_342" class="t s6_342">Register </span>
<span id="t21_342" class="t s6_342">Address </span><span id="t22_342" class="t s6_342">Register Name / Bit Fields </span><span id="t23_342" class="t s6_342">Scope </span><span id="t24_342" class="t s6_342">Bit Description </span>
<span id="t25_342" class="t s6_342">Hex </span><span id="t26_342" class="t s6_342">Dec </span>
<span id="t27_342" class="t s4_342">1A4H </span><span id="t28_342" class="t s4_342">420 </span><span id="t29_342" class="t s4_342">MSR_PREFETCH_CONTROL </span><span id="t2a_342" class="t s4_342">Prefetch Disable Bits (R/W) </span>
<span id="t2b_342" class="t s4_342">0 </span><span id="t2c_342" class="t s4_342">L2_HARDWARE_PREFETCHER_DISABLE </span>
<span id="t2d_342" class="t s4_342">If 1, disables the L2 hardware prefetcher, which </span>
<span id="t2e_342" class="t s4_342">fetches additional lines of code or data into the L2 </span>
<span id="t2f_342" class="t s4_342">cache. </span>
<span id="t2g_342" class="t s4_342">1 </span><span id="t2h_342" class="t s4_342">L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE </span>
<span id="t2i_342" class="t s4_342">If 1, disables the adjacent cache line prefetcher, </span>
<span id="t2j_342" class="t s4_342">which fetches the cache line that comprises a cache </span>
<span id="t2k_342" class="t s4_342">line pair (128 bytes). </span>
<span id="t2l_342" class="t s5_342">Table 2-46. </span><span id="t2m_342" class="t s5_342">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t2n_342" class="t s5_342">Performance Hybrid Architecture </span><span id="t2o_342" class="t s5_342">(Contd.) </span>
<span id="t2p_342" class="t s6_342">Register </span>
<span id="t2q_342" class="t s6_342">Address </span><span id="t2r_342" class="t s6_342">Register Name / Bit Fields </span><span id="t2s_342" class="t s6_342">Scope </span><span id="t2t_342" class="t s6_342">Bit Description </span>
<span id="t2u_342" class="t s6_342">Hex </span><span id="t2v_342" class="t s6_342">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
