Warning: Design 'fir4rca' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fir4rca
Version: K-2015.06-SP2
Date   : Mon Dec  4 14:14:16 2023
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s_reg_0_/CP (DFQD2)                      0.00       0.00 r
  s_reg_0_/Q (DFQD2)                       0.22       0.22 r
  s[0] (out)                               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                   -0.20       0.30
  data required time                                  0.30
  -----------------------------------------------------------
  data required time                                  0.30
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
