Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  3 01:18:29 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.975        0.000                      0                44904        0.020        0.000                      0                44904        3.000        0.000                       0                 16024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                12.975        0.000                      0                44611        0.020        0.000                      0                44611       40.417        0.000                       0                 16020  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 35.078        0.000                      0                  293        0.662        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       12.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.975ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        70.067ns  (logic 21.063ns (30.061%)  route 49.004ns (69.939%))
  Logic Levels:           71  (CARRY4=21 DSP48E1=2 LUT2=7 LUT3=1 LUT4=8 LUT5=5 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.967    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X59Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.189 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.558    55.746    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X61Y157        LUT4 (Prop_lut4_I3_O)        0.299    56.045 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56/O
                         net (fo=1, routed)           0.000    56.045    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=12, routed)          0.935    57.735    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[20]
    SLICE_X64Y157        LUT2 (Prop_lut2_I1_O)        0.299    58.034 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_47/O
                         net (fo=25, routed)          0.926    58.960    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_14_n_0
    SLICE_X62Y160        LUT2 (Prop_lut2_I0_O)        0.124    59.084 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=2, routed)           0.682    59.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    59.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O
                         net (fo=1, routed)           1.113    61.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I4_O)        0.124    61.127 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    61.127    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.660 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.660    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    61.975 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.316    62.291    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[7]
    SLICE_X55Y159        LUT6 (Prop_lut6_I5_O)        0.307    62.598 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=1, routed)           0.755    63.353    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6_n_0
    SLICE_X55Y154        LUT2 (Prop_lut2_I0_O)        0.124    63.477 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_5/O
                         net (fo=1, routed)           1.103    64.579    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[12]
    SLICE_X31Y156        LUT6 (Prop_lut6_I1_O)        0.124    64.703 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[30]_i_2/O
                         net (fo=3, routed)           0.457    65.160    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[30]_0
    SLICE_X31Y156        LUT6 (Prop_lut6_I2_O)        0.124    65.284 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_13/O
                         net (fo=1, routed)           2.282    67.567    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[29]
    SLICE_X49Y112        LUT4 (Prop_lut4_I3_O)        0.150    67.717 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_9/O
                         net (fo=1, routed)           0.655    68.372    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[30]
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.326    68.698 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5/O
                         net (fo=1, routed)           0.348    69.045    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124    69.169 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_1__1/O
                         net (fo=1, routed)           0.000    69.169    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[30]
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.031    82.144    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.144    
                         arrival time                         -69.169    
  -------------------------------------------------------------------
                         slack                                 12.975    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.877ns  (logic 20.839ns (29.822%)  route 49.038ns (70.178%))
  Logic Levels:           70  (CARRY4=21 DSP48E1=2 LUT2=6 LUT3=1 LUT4=8 LUT5=5 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 81.801 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.967    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X59Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.189 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.558    55.746    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X61Y157        LUT4 (Prop_lut4_I3_O)        0.299    56.045 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56/O
                         net (fo=1, routed)           0.000    56.045    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=12, routed)          0.935    57.735    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[20]
    SLICE_X64Y157        LUT2 (Prop_lut2_I1_O)        0.299    58.034 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_47/O
                         net (fo=25, routed)          0.926    58.960    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_14_n_0
    SLICE_X62Y160        LUT2 (Prop_lut2_I0_O)        0.124    59.084 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=2, routed)           0.682    59.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    59.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O
                         net (fo=1, routed)           1.113    61.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I4_O)        0.124    61.127 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    61.127    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.660 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.660    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.879 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[0]
                         net (fo=1, routed)           0.470    62.349    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[4]
    SLICE_X52Y158        LUT6 (Prop_lut6_I0_O)        0.295    62.644 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_5/O
                         net (fo=1, routed)           0.776    63.420    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[9]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    63.544 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[27]_i_2/O
                         net (fo=3, routed)           0.696    64.240    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[27]_0
    SLICE_X38Y158        LUT6 (Prop_lut6_I0_O)        0.124    64.364 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_13/O
                         net (fo=1, routed)           2.676    67.041    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[26]
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.152    67.193 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[27]_i_9/O
                         net (fo=1, routed)           0.758    67.951    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[27]
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.332    68.283 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_5/O
                         net (fo=1, routed)           0.573    68.856    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_5_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124    68.980 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_1__1/O
                         net (fo=1, routed)           0.000    68.980    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[27]
    SLICE_X53Y102        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.489    81.801    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X53Y102        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/C
                         clock pessimism              0.480    82.282    
                         clock uncertainty           -0.176    82.105    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.031    82.136    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.136    
                         arrival time                         -68.980    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.390ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.698ns  (logic 20.948ns (30.055%)  route 48.750ns (69.945%))
  Logic Levels:           70  (CARRY4=21 DSP48E1=2 LUT2=6 LUT3=1 LUT4=8 LUT5=5 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 81.807 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.967    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X59Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.189 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.558    55.746    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X61Y157        LUT4 (Prop_lut4_I3_O)        0.299    56.045 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56/O
                         net (fo=1, routed)           0.000    56.045    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=12, routed)          0.935    57.735    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[20]
    SLICE_X64Y157        LUT2 (Prop_lut2_I1_O)        0.299    58.034 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_47/O
                         net (fo=25, routed)          0.926    58.960    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_14_n_0
    SLICE_X62Y160        LUT2 (Prop_lut2_I0_O)        0.124    59.084 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=2, routed)           0.682    59.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    59.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O
                         net (fo=1, routed)           1.113    61.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I4_O)        0.124    61.127 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    61.127    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.660 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.660    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    61.983 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[1]
                         net (fo=1, routed)           0.577    62.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[5]
    SLICE_X52Y157        LUT6 (Prop_lut6_I0_O)        0.306    62.866 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[28]_i_5/O
                         net (fo=1, routed)           0.819    63.685    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[10]
    SLICE_X31Y157        LUT6 (Prop_lut6_I1_O)        0.124    63.809 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[28]_i_2/O
                         net (fo=3, routed)           0.323    64.132    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[28]_0
    SLICE_X30Y156        LUT6 (Prop_lut6_I0_O)        0.124    64.256 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_13/O
                         net (fo=1, routed)           2.845    67.101    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[27]
    SLICE_X52Y109        LUT4 (Prop_lut4_I3_O)        0.152    67.253 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[28]_i_9/O
                         net (fo=1, routed)           0.634    67.887    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[28]
    SLICE_X52Y105        LUT6 (Prop_lut6_I4_O)        0.326    68.213 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_5/O
                         net (fo=1, routed)           0.464    68.677    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.124    68.801 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_1__1/O
                         net (fo=1, routed)           0.000    68.801    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[28]
    SLICE_X50Y106        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.495    81.807    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X50Y106        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/C
                         clock pessimism              0.480    82.288    
                         clock uncertainty           -0.176    82.111    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    82.190    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                         -68.801    
  -------------------------------------------------------------------
                         slack                                 13.390    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.393ns  (logic 20.435ns (29.448%)  route 48.958ns (70.552%))
  Logic Levels:           69  (CARRY4=20 DSP48E1=2 LUT2=6 LUT3=1 LUT4=8 LUT5=5 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.967    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X59Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.189 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.558    55.746    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X61Y157        LUT4 (Prop_lut4_I3_O)        0.299    56.045 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56/O
                         net (fo=1, routed)           0.000    56.045    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=12, routed)          0.935    57.735    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[20]
    SLICE_X64Y157        LUT2 (Prop_lut2_I1_O)        0.299    58.034 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_47/O
                         net (fo=25, routed)          0.926    58.960    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_14_n_0
    SLICE_X62Y160        LUT2 (Prop_lut2_I0_O)        0.124    59.084 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=2, routed)           0.682    59.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    59.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O
                         net (fo=1, routed)           1.113    61.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I4_O)        0.124    61.127 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    61.127    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.705 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[2]
                         net (fo=1, routed)           0.565    62.270    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[2]
    SLICE_X53Y158        LUT6 (Prop_lut6_I0_O)        0.301    62.571 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[25]_i_5/O
                         net (fo=1, routed)           0.998    63.569    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[7]
    SLICE_X31Y159        LUT6 (Prop_lut6_I1_O)        0.124    63.693 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[25]_i_2/O
                         net (fo=3, routed)           0.375    64.069    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[25]_0
    SLICE_X30Y159        LUT6 (Prop_lut6_I0_O)        0.124    64.193 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[25]_i_13/O
                         net (fo=1, routed)           2.740    66.933    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[24]
    SLICE_X52Y109        LUT4 (Prop_lut4_I3_O)        0.124    67.057 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[25]_i_9/O
                         net (fo=1, routed)           0.591    67.648    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[25]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.124    67.772 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[25]_i_5/O
                         net (fo=1, routed)           0.599    68.371    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[25]_i_5_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I5_O)        0.124    68.495 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[25]_i_1__1/O
                         net (fo=1, routed)           0.000    68.495    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[25]
    SLICE_X49Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[25]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.031    82.144    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[25]
  -------------------------------------------------------------------
                         required time                         82.144    
                         arrival time                         -68.495    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.289ns  (logic 20.736ns (29.927%)  route 48.553ns (70.073%))
  Logic Levels:           69  (CARRY4=20 DSP48E1=2 LUT2=6 LUT3=1 LUT4=8 LUT5=5 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 81.807 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.967    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X59Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.189 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.558    55.746    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X61Y157        LUT4 (Prop_lut4_I3_O)        0.299    56.045 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56/O
                         net (fo=1, routed)           0.000    56.045    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_56_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=12, routed)          0.935    57.735    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[20]
    SLICE_X64Y157        LUT2 (Prop_lut2_I1_O)        0.299    58.034 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_47/O
                         net (fo=25, routed)          0.926    58.960    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_14_n_0
    SLICE_X62Y160        LUT2 (Prop_lut2_I0_O)        0.124    59.084 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=2, routed)           0.682    59.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    59.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O
                         net (fo=1, routed)           1.113    61.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I4_O)        0.124    61.127 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    61.127    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    61.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[3]
                         net (fo=1, routed)           0.458    62.228    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[3]
    SLICE_X52Y158        LUT6 (Prop_lut6_I0_O)        0.307    62.535 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[26]_i_5/O
                         net (fo=1, routed)           0.813    63.348    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[8]
    SLICE_X35Y159        LUT6 (Prop_lut6_I1_O)        0.124    63.472 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[26]_i_2/O
                         net (fo=3, routed)           0.458    63.930    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[26]_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.124    64.054 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[26]_i_13/O
                         net (fo=1, routed)           2.640    66.695    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[25]
    SLICE_X49Y113        LUT4 (Prop_lut4_I3_O)        0.152    66.847 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[26]_i_9/O
                         net (fo=1, routed)           0.812    67.659    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[26]
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.326    67.985 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[26]_i_5/O
                         net (fo=1, routed)           0.282    68.267    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[26]_i_5_n_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124    68.391 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[26]_i_1__1/O
                         net (fo=1, routed)           0.000    68.391    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[26]
    SLICE_X50Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.495    81.807    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X50Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[26]/C
                         clock pessimism              0.480    82.288    
                         clock uncertainty           -0.176    82.111    
    SLICE_X50Y104        FDRE (Setup_fdre_C_D)        0.079    82.190    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[26]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                         -68.391    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.235ns  (logic 21.180ns (30.592%)  route 48.055ns (69.408%))
  Logic Levels:           67  (CARRY4=20 DSP48E1=2 LUT2=4 LUT3=1 LUT4=8 LUT5=7 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 81.807 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/O[2]
                         net (fo=2, routed)           0.715    55.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[14]
    SLICE_X61Y156        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    56.383 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.383    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.605 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[0]
                         net (fo=27, routed)          1.473    58.078    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[16]
    SLICE_X64Y155        LUT4 (Prop_lut4_I3_O)        0.329    58.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_15/O
                         net (fo=10, routed)          0.499    58.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_13_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    59.634 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    59.634    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.947 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[19]_i_8/O[3]
                         net (fo=1, routed)           1.085    61.032    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[20]
    SLICE_X64Y157        LUT5 (Prop_lut5_I0_O)        0.332    61.364 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8/O
                         net (fo=2, routed)           0.479    61.843    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8_n_0
    SLICE_X62Y159        LUT6 (Prop_lut6_I0_O)        0.332    62.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_4/O
                         net (fo=1, routed)           0.000    62.175    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[20]
    SLICE_X62Y159        MUXF7 (Prop_muxf7_I0_O)      0.209    62.384 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.910    63.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3_n_0
    SLICE_X46Y159        LUT6 (Prop_lut6_I2_O)        0.297    63.591 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_2/O
                         net (fo=2, routed)           0.504    64.095    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[20]_0
    SLICE_X46Y158        LUT6 (Prop_lut6_I2_O)        0.124    64.219 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_11/O
                         net (fo=1, routed)           2.206    66.425    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[19]
    SLICE_X51Y111        LUT4 (Prop_lut4_I3_O)        0.119    66.544 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[28]_i_7/O
                         net (fo=1, routed)           0.644    67.188    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[20]
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.332    67.520 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3/O
                         net (fo=2, routed)           0.665    68.185    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.152    68.337 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[20]_i_1__1/O
                         net (fo=1, routed)           0.000    68.337    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[20]
    SLICE_X50Y106        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.495    81.807    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X50Y106        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/C
                         clock pessimism              0.480    82.288    
                         clock uncertainty           -0.176    82.111    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.118    82.229    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]
  -------------------------------------------------------------------
                         required time                         82.229    
                         arrival time                         -68.337    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.832ns  (logic 21.030ns (30.553%)  route 47.802ns (69.447%))
  Logic Levels:           66  (CARRY4=18 DSP48E1=2 LUT2=4 LUT3=2 LUT4=9 LUT5=6 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.961 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/O[0]
                         net (fo=2, routed)           0.464    55.425    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[8]
    SLICE_X61Y155        LUT5 (Prop_lut5_I4_O)        0.299    55.724 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_68/O
                         net (fo=1, routed)           0.000    55.724    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_68_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.256 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.256    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.590 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.010    57.600    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X64Y153        LUT4 (Prop_lut4_I3_O)        0.328    57.928 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.637    58.565    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.879    59.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[2]
                         net (fo=1, routed)           0.968    60.412    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[15]
    SLICE_X63Y158        LUT3 (Prop_lut3_I1_O)        0.302    60.714 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_8/O
                         net (fo=1, routed)           0.363    61.077    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_8_n_0
    SLICE_X63Y158        LUT6 (Prop_lut6_I0_O)        0.124    61.201 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_6/O
                         net (fo=1, routed)           0.918    62.119    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[15]
    SLICE_X45Y158        LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_3/O
                         net (fo=2, routed)           0.000    62.243    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[15]
    SLICE_X45Y158        MUXF7 (Prop_muxf7_I1_O)      0.217    62.460 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[15]_i_2/O
                         net (fo=2, routed)           0.461    62.921    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[15]_0
    SLICE_X48Y158        LUT6 (Prop_lut6_I2_O)        0.299    63.220 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_15/O
                         net (fo=1, routed)           2.414    65.634    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[14]
    SLICE_X49Y113        LUT4 (Prop_lut4_I3_O)        0.152    65.786 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[31]_i_11/O
                         net (fo=1, routed)           0.822    66.607    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[15]
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.332    66.939 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_6/O
                         net (fo=3, routed)           0.871    67.810    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_6_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124    67.934 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[15]_i_1__1/O
                         net (fo=1, routed)           0.000    67.934    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[15]
    SLICE_X49Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[15]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)        0.029    82.142    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[15]
  -------------------------------------------------------------------
                         required time                         82.142    
                         arrival time                         -67.934    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.820ns  (logic 20.178ns (29.320%)  route 48.642ns (70.680%))
  Logic Levels:           66  (CARRY4=18 DSP48E1=2 LUT2=4 LUT3=2 LUT4=9 LUT5=5 LUT6=23 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/O[2]
                         net (fo=2, routed)           0.715    55.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[14]
    SLICE_X61Y156        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    56.383 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.383    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.717 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[1]
                         net (fo=27, routed)          0.909    57.626    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[17]
    SLICE_X64Y157        LUT4 (Prop_lut4_I3_O)        0.303    57.929 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_10/O
                         net (fo=9, routed)           1.132    59.061    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_17_n_0
    SLICE_X63Y160        LUT3 (Prop_lut3_I0_O)        0.152    59.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_14/O
                         net (fo=6, routed)           1.171    60.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_14_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I0_O)        0.326    60.710 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_11/O
                         net (fo=1, routed)           1.095    61.805    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_11_n_0
    SLICE_X63Y156        LUT6 (Prop_lut6_I3_O)        0.124    61.929 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_6/O
                         net (fo=1, routed)           0.928    62.857    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[14]
    SLICE_X52Y150        LUT6 (Prop_lut6_I2_O)        0.124    62.981 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_3/O
                         net (fo=2, routed)           0.000    62.981    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[14]
    SLICE_X52Y150        MUXF7 (Prop_muxf7_I1_O)      0.217    63.198 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[14]_i_2/O
                         net (fo=2, routed)           0.455    63.653    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[14]_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I2_O)        0.299    63.952 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_12/O
                         net (fo=1, routed)           2.047    65.999    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[13]
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.152    66.151 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_8/O
                         net (fo=1, routed)           0.630    66.781    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[14]
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.332    67.113 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4/O
                         net (fo=3, routed)           0.685    67.798    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4_n_0
    SLICE_X48Y105        LUT4 (Prop_lut4_I2_O)        0.124    67.922 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[14]_i_1__1/O
                         net (fo=1, routed)           0.000    67.922    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[14]
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.029    82.142    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]
  -------------------------------------------------------------------
                         required time                         82.142    
                         arrival time                         -67.922    
  -------------------------------------------------------------------
                         slack                                 14.221    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.858ns  (logic 21.056ns (30.579%)  route 47.802ns (69.421%))
  Logic Levels:           66  (CARRY4=18 DSP48E1=2 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.961 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/O[0]
                         net (fo=2, routed)           0.464    55.425    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[8]
    SLICE_X61Y155        LUT5 (Prop_lut5_I4_O)        0.299    55.724 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_68/O
                         net (fo=1, routed)           0.000    55.724    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_68_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.256 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.256    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.590 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.010    57.600    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X64Y153        LUT4 (Prop_lut4_I3_O)        0.328    57.928 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.637    58.565    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.879    59.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[2]
                         net (fo=1, routed)           0.968    60.412    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[15]
    SLICE_X63Y158        LUT3 (Prop_lut3_I1_O)        0.302    60.714 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_8/O
                         net (fo=1, routed)           0.363    61.077    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_8_n_0
    SLICE_X63Y158        LUT6 (Prop_lut6_I0_O)        0.124    61.201 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_6/O
                         net (fo=1, routed)           0.918    62.119    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[15]
    SLICE_X45Y158        LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_3/O
                         net (fo=2, routed)           0.000    62.243    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[15]
    SLICE_X45Y158        MUXF7 (Prop_muxf7_I1_O)      0.217    62.460 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[15]_i_2/O
                         net (fo=2, routed)           0.461    62.921    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[15]_0
    SLICE_X48Y158        LUT6 (Prop_lut6_I2_O)        0.299    63.220 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_15/O
                         net (fo=1, routed)           2.414    65.634    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[14]
    SLICE_X49Y113        LUT4 (Prop_lut4_I3_O)        0.152    65.786 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[31]_i_11/O
                         net (fo=1, routed)           0.822    66.607    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[15]
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.332    66.939 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_6/O
                         net (fo=3, routed)           0.871    67.810    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_6_n_0
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.150    67.960 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[23]_i_1__1/O
                         net (fo=1, routed)           0.000    67.960    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[23]
    SLICE_X49Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y104        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[23]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)        0.075    82.188    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[23]
  -------------------------------------------------------------------
                         required time                         82.188    
                         arrival time                         -67.960    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.239ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.848ns  (logic 20.206ns (29.349%)  route 48.642ns (70.651%))
  Logic Levels:           66  (CARRY4=18 DSP48E1=2 LUT2=4 LUT3=2 LUT4=8 LUT5=6 LUT6=23 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 81.809 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.642    -0.898    chip_core/soc/core/clk_out1
    SLICE_X29Y95         FDRE                                         r  chip_core/soc/core/grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  chip_core/soc/core/grant_reg[1]_rep/Q
                         net (fo=75, routed)          1.747     1.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     1.429 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[15]_i_2/O
                         net (fo=7, routed)           1.386     2.815    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.150     2.965 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.843     3.807    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.328     4.135 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           1.528     5.663    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.787 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.354     7.141    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_26/O
                         net (fo=26, routed)          2.115     9.380    chip_core/mprj/TopLevel/DMA/u_mm2s/LUT/address[9]
    SLICE_X30Y135        LUT4 (Prop_lut4_I3_O)        0.153     9.533 f  chip_core/mprj/TopLevel/DMA/u_mm2s/memory[31][31]_i_167/O
                         net (fo=121, routed)         1.718    11.251    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_80_0
    SLICE_X51Y132        LUT6 (Prop_lut6_I1_O)        0.331    11.582 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420/O
                         net (fo=1, routed)           0.569    12.151    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_420_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.671 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    12.671    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_318_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    12.788    chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_224_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory_reg[31][31]_i_165/CO[3]
                         net (fo=1, routed)           1.359    14.264    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f18/result2
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.124    14.388 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120/O
                         net (fo=1, routed)           0.916    15.304    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_120_n_0
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.124    15.428 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_51/O
                         net (fo=9, routed)           1.237    16.666    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[17]_49
    SLICE_X43Y145        LUT5 (Prop_lut5_I1_O)        0.150    16.816 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61/O
                         net (fo=4, routed)           0.994    17.809    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_61_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I1_O)        0.326    18.135 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45/O
                         net (fo=2, routed)           1.008    19.143    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_45_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18/O
                         net (fo=21, routed)          1.359    20.626    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_18_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I2_O)        0.124    20.750 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_17__0/O
                         net (fo=126, routed)         2.731    23.481    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][5]_i_4__4_0
    SLICE_X23Y177        LUT3 (Prop_lut3_I1_O)        0.119    23.600 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18/O
                         net (fo=1, routed)           0.835    24.435    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_18_n_0
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.332    24.767 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4/O
                         net (fo=1, routed)           0.000    24.767    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][28]_i_7__4_n_0
    SLICE_X25Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    24.979 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4/O
                         net (fo=1, routed)           0.000    24.979    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_4_n_0
    SLICE_X25Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    25.073 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][28]_i_2__3/O
                         net (fo=4, routed)           1.388    26.461    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__31[28]
    SLICE_X26Y157        LUT6 (Prop_lut6_I1_O)        0.316    26.777 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.115    27.892    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_14_n_0
    SLICE_X51Y153        LUT2 (Prop_lut2_I0_O)        0.118    28.010 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.482    28.492    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_10_n_0
    SLICE_X51Y153        LUT4 (Prop_lut4_I0_O)        0.326    28.818 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.306    29.123    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X49Y153        LUT6 (Prop_lut6_I5_O)        0.124    29.247 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           0.929    30.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    34.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    34.215    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    35.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.094    36.826    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y146        LUT6 (Prop_lut6_I3_O)        0.124    36.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41/O
                         net (fo=1, routed)           0.803    37.753    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_41_n_0
    SLICE_X56Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.493    38.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y147        LUT5 (Prop_lut5_I1_O)        0.124    38.495 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    38.495    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.027    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.141    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[1]
                         net (fo=2, routed)           0.675    40.150    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[9]
    SLICE_X56Y149        LUT4 (Prop_lut4_I3_O)        0.303    40.453 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.556    41.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X55Y151        LUT5 (Prop_lut5_I4_O)        0.124    41.133 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.687    41.820    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X55Y152        LUT6 (Prop_lut6_I5_O)        0.124    41.944 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.776    42.720    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X51Y153        LUT6 (Prop_lut6_I0_O)        0.124    42.844 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.063    43.906    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X54Y153        LUT4 (Prop_lut4_I3_O)        0.152    44.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_19/O
                         net (fo=6, routed)           0.910    44.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_9
    SLICE_X56Y151        LUT4 (Prop_lut4_I0_O)        0.348    45.316 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.316    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.849 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.849    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.966 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.966    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.083 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.083    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.200 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.937    47.138    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X54Y155        LUT6 (Prop_lut6_I1_O)        0.124    47.262 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_3/O
                         net (fo=8, routed)           0.661    47.923    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_Exponent[1]
    SLICE_X55Y156        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    48.460 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[2]
                         net (fo=28, routed)          0.713    49.173    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[2]
    SLICE_X54Y156        LUT2 (Prop_lut2_I1_O)        0.302    49.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_2/O
                         net (fo=1, routed)           0.000    49.475    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_37[2]
    SLICE_X54Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    49.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[3]
                         net (fo=1, routed)           1.078    50.905    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[3]
    SLICE_X54Y158        LUT6 (Prop_lut6_I1_O)        0.307    51.212 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.319    51.531    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X55Y159        LUT6 (Prop_lut6_I4_O)        0.124    51.655 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.910    52.566    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X62Y159        LUT2 (Prop_lut2_I0_O)        0.124    52.690 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          1.279    53.969    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X59Y153        LUT2 (Prop_lut2_I1_O)        0.124    54.093 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    54.093    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X59Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.625 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.625    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    54.739    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73_n_0
    SLICE_X59Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.853    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X59Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/O[2]
                         net (fo=2, routed)           0.715    55.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[14]
    SLICE_X61Y156        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    56.383 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.383    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.717 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[1]
                         net (fo=27, routed)          0.909    57.626    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[17]
    SLICE_X64Y157        LUT4 (Prop_lut4_I3_O)        0.303    57.929 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_10/O
                         net (fo=9, routed)           1.132    59.061    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_17_n_0
    SLICE_X63Y160        LUT3 (Prop_lut3_I0_O)        0.152    59.213 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_14/O
                         net (fo=6, routed)           1.171    60.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_14_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I0_O)        0.326    60.710 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_11/O
                         net (fo=1, routed)           1.095    61.805    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_11_n_0
    SLICE_X63Y156        LUT6 (Prop_lut6_I3_O)        0.124    61.929 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_6/O
                         net (fo=1, routed)           0.928    62.857    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[14]
    SLICE_X52Y150        LUT6 (Prop_lut6_I2_O)        0.124    62.981 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_3/O
                         net (fo=2, routed)           0.000    62.981    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[14]
    SLICE_X52Y150        MUXF7 (Prop_muxf7_I1_O)      0.217    63.198 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[14]_i_2/O
                         net (fo=2, routed)           0.455    63.653    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[14]_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I2_O)        0.299    63.952 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_12/O
                         net (fo=1, routed)           2.047    65.999    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[13]
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.152    66.151 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_8/O
                         net (fo=1, routed)           0.630    66.781    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[14]
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.332    67.113 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4/O
                         net (fo=3, routed)           0.685    67.798    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I0_O)        0.152    67.950 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[22]_i_1__1/O
                         net (fo=1, routed)           0.000    67.950    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[22]
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.497    81.809    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X48Y105        FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/C
                         clock pessimism              0.480    82.290    
                         clock uncertainty           -0.176    82.113    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.075    82.188    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]
  -------------------------------------------------------------------
                         required time                         82.188    
                         arrival time                         -67.950    
  -------------------------------------------------------------------
                         slack                                 14.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/r_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.530%)  route 0.190ns (50.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.559    -0.605    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X51Y103        FDRE                                         r  chip_core/mprj/TopLevel/SD/r_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  chip_core/mprj/TopLevel/SD/r_data_reg_reg[14]/Q
                         net (fo=3, routed)           0.190    -0.275    chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg_reg[31]_0[14]
    SLICE_X53Y105        LUT3 (Prop_lut3_I2_O)        0.045    -0.230 r  chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg[14]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.827    -0.845    chip_core/mprj/TopLevel/SD/spicmdi/clk_out1
    SLICE_X53Y105        FDRE                                         r  chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg_reg[14]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.092    -0.249    chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/write_fifo_b_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.402%)  route 0.237ns (55.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.560    -0.604    chip_core/mprj/TopLevel/SD/spirxdatai/clk_out1
    SLICE_X51Y101        FDRE                                         r  chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/Q
                         net (fo=2, routed)           0.237    -0.227    chip_core/mprj/TopLevel/SD/spirxdatai/o_data[26]
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.048    -0.179 r  chip_core/mprj/TopLevel/SD/spirxdatai/write_fifo_b_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    chip_core/mprj/TopLevel/SD/spirxdatai_n_58
    SLICE_X54Y100        FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_b_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.828    -0.844    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X54Y100        FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_b_data_reg[26]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.131    -0.209    chip_core/mprj/TopLevel/SD/write_fifo_b_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_preShifter_output_rData_rs1_special_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_shifter_output_rData_rs1_special_reg/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.910%)  route 0.221ns (61.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.564    -0.600    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X53Y55         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_preShifter_output_rData_rs1_special_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_preShifter_output_rData_rs1_special_reg/Q
                         net (fo=3, routed)           0.221    -0.238    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_preShifter_output_rData_rs1_special
    SLICE_X50Y56         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_shifter_output_rData_rs1_special_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.835    -0.838    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X50Y56         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_shifter_output_rData_rs1_special_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.063    -0.271    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_shifter_output_rData_rs1_special_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.227%)  route 0.228ns (61.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.560    -0.604    chip_core/mprj/TopLevel/SD/spirxdatai/clk_out1
    SLICE_X57Y102        FDRE                                         r  chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[2]/Q
                         net (fo=2, routed)           0.228    -0.235    chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg_n_0_[2]
    SLICE_X51Y102        FDRE                                         r  chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.830    -0.843    chip_core/mprj/TopLevel/SD/spirxdatai/clk_out1
    SLICE_X51Y102        FDRE                                         r  chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[10]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.070    -0.269    chip_core/mprj/TopLevel/SD/spirxdatai/gearbox_reg[10]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/shortPip_output_rData_NV_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/roundFront_input_payload_NV_reg/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.687%)  route 0.212ns (53.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.561    -0.603    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X52Y62         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/shortPip_output_rData_NV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/shortPip_output_rData_NV_reg/Q
                         net (fo=1, routed)           0.212    -0.250    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/shortPip_output_rData_NV
    SLICE_X49Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.205 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/roundFront_input_payload_NV_i_1/O
                         net (fo=1, routed)           0.000    -0.205    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/streamArbiter_2_io_output_payload_NV
    SLICE_X49Y60         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/roundFront_input_payload_NV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.835    -0.838    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X49Y60         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/roundFront_input_payload_NV_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092    -0.242    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/roundFront_input_payload_NV_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.007%)  route 0.237ns (55.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.560    -0.604    chip_core/mprj/TopLevel/SD/spirxdatai/clk_out1
    SLICE_X51Y101        FDRE                                         r  chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  chip_core/mprj/TopLevel/SD/spirxdatai/o_data_reg[26]/Q
                         net (fo=2, routed)           0.237    -0.227    chip_core/mprj/TopLevel/SD/spirxdatai/o_data[26]
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.182 r  chip_core/mprj/TopLevel/SD/spirxdatai/write_fifo_a_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    chip_core/mprj/TopLevel/SD/spirxdatai_n_18
    SLICE_X54Y100        FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.828    -0.844    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X54Y100        FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[26]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121    -0.219    chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.202%)  route 0.168ns (56.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.558    -0.606    chip_core/mprj/TopLevel/SD/spicmdi/clk_out1
    SLICE_X52Y106        FDSE                                         r  chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.128    -0.478 r  chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.310    chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[39]_0[5]
    SLICE_X51Y105        FDSE                                         r  chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.829    -0.844    chip_core/mprj/TopLevel/SD/spicmdi/clk_out1
    SLICE_X51Y105        FDSE                                         r  chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[13]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y105        FDSE (Hold_fdse_C_D)        -0.008    -0.348    chip_core/mprj/TopLevel/SD/spicmdi/o_response_reg[13]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_s2mm_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.700%)  route 0.212ns (53.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.565    -0.599    chip_core/mprj/TopLevel/DMA/u_dma_fsm/clk_out1
    SLICE_X52Y97         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_s2mm_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_s2mm_addr_reg[25]/Q
                         net (fo=2, routed)           0.212    -0.246    chip_core/mprj/TopLevel/DMA/u_s2mm/s2mm_addr[25]
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr[23]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.838    -0.835    chip_core/mprj/TopLevel/DMA/u_s2mm/clk_out1
    SLICE_X49Y98         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr_reg[23]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.091    -0.240    chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_math_output_rData_xyExponent_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_oh_output_rData_xyExponent_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.241%)  route 0.238ns (62.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.564    -0.600    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X52Y56         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_math_output_rData_xyExponent_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_math_output_rData_xyExponent_reg[3]/Q
                         net (fo=1, routed)           0.238    -0.222    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_math_output_rData_xyExponent[3]
    SLICE_X43Y55         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_oh_output_rData_xyExponent_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.838    -0.835    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X43Y55         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_oh_output_rData_xyExponent_reg[3]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070    -0.261    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/add_oh_output_rData_xyExponent_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/DMA/u_controller/o_src_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.207%)  route 0.156ns (37.793%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.565    -0.599    chip_core/mprj/TopLevel/DMA/u_controller/clk_out1
    SLICE_X51Y93         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_controller/o_src_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  chip_core/mprj/TopLevel/DMA/u_controller/o_src_addr_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.303    chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_src_addr_reg[31]_0[4]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.045    -0.258 r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.258    chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr[4]_i_9_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.188 r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]_i_1_n_7
    SLICE_X53Y93         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.834    -0.839    chip_core/mprj/TopLevel/DMA/u_dma_fsm/clk_out1
    SLICE_X53Y93         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.230    chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_mm2s_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y19      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y21      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y19     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y19     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y21     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y21     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y20     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y20     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X0Y16     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y40     chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y67     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y67     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y67     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r4_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y67     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r4_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y111    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y111    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y111    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y111    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y104    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_33_35/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y104    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_33_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y69     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y65     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r5_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X60Y65     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r5_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       35.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.992ns  (logic 0.459ns (7.660%)  route 5.533ns (92.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 81.905 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.533    46.726    chip_core/housekeeping/Q[0]
    SLICE_X7Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.592    81.905    chip_core/housekeeping/clk_out1
    SLICE_X7Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[0]/C
                         clock pessimism              0.480    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X7Y80          FDCE (Recov_fdce_C_CLR)     -0.405    81.804    chip_core/housekeeping/wbbd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -46.726    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.992ns  (logic 0.459ns (7.660%)  route 5.533ns (92.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 81.905 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.533    46.726    chip_core/housekeeping/Q[0]
    SLICE_X7Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.592    81.905    chip_core/housekeeping/clk_out1
    SLICE_X7Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[1]/C
                         clock pessimism              0.480    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X7Y80          FDCE (Recov_fdce_C_CLR)     -0.405    81.804    chip_core/housekeeping/wbbd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -46.726    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.992ns  (logic 0.459ns (7.660%)  route 5.533ns (92.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 81.905 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.533    46.726    chip_core/housekeeping/Q[0]
    SLICE_X7Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.592    81.905    chip_core/housekeeping/clk_out1
    SLICE_X7Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[6]/C
                         clock pessimism              0.480    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X7Y80          FDCE (Recov_fdce_C_CLR)     -0.405    81.804    chip_core/housekeeping/wbbd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -46.726    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.992ns  (logic 0.459ns (7.660%)  route 5.533ns (92.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 81.905 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.533    46.726    chip_core/housekeeping/Q[0]
    SLICE_X6Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.592    81.905    chip_core/housekeeping/clk_out1
    SLICE_X6Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[3]/C
                         clock pessimism              0.480    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    81.890    chip_core/housekeeping/wbbd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -46.726    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.992ns  (logic 0.459ns (7.660%)  route 5.533ns (92.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 81.905 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.533    46.726    chip_core/housekeeping/Q[0]
    SLICE_X6Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.592    81.905    chip_core/housekeeping/clk_out1
    SLICE_X6Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[4]/C
                         clock pessimism              0.480    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    81.890    chip_core/housekeeping/wbbd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -46.726    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.749ns  (logic 0.459ns (7.984%)  route 5.290ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.290    46.482    chip_core/housekeeping/Q[0]
    SLICE_X8Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X8Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[2]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X8Y80          FDCE (Recov_fdce_C_CLR)     -0.319    81.811    chip_core/housekeeping/wbbd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                         -46.482    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.749ns  (logic 0.459ns (7.984%)  route 5.290ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.290    46.482    chip_core/housekeeping/Q[0]
    SLICE_X8Y80          FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X8Y80          FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[5]/C
                         clock pessimism              0.480    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X8Y80          FDCE (Recov_fdce_C_CLR)     -0.319    81.811    chip_core/housekeeping/wbbd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                         -46.482    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.511ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_busy_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.571ns  (logic 0.459ns (8.239%)  route 5.112ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        5.112    46.305    chip_core/housekeeping/Q[0]
    SLICE_X7Y94          FDCE                                         f  chip_core/housekeeping/wbbd_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.603    81.916    chip_core/housekeeping/clk_out1
    SLICE_X7Y94          FDCE                                         r  chip_core/housekeeping/wbbd_busy_reg/C
                         clock pessimism              0.480    82.397    
                         clock uncertainty           -0.176    82.220    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    81.815    chip_core/housekeeping/wbbd_busy_reg
  -------------------------------------------------------------------
                         required time                         81.815    
                         arrival time                         -46.305    
  -------------------------------------------------------------------
                         slack                                 35.511    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.238ns  (logic 0.459ns (8.763%)  route 4.779ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 81.840 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        4.779    45.972    chip_core/housekeeping/Q[0]
    SLICE_X11Y93         FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.527    81.840    chip_core/housekeeping/clk_out1
    SLICE_X11Y93         FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/C
                         clock pessimism              0.480    82.321    
                         clock uncertainty           -0.176    82.144    
    SLICE_X11Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.739    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         81.739    
                         arrival time                         -45.972    
  -------------------------------------------------------------------
                         slack                                 35.768    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.238ns  (logic 0.459ns (8.763%)  route 4.779ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 81.840 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 40.734 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.607    40.734    chip_core/clock_ctrl/clk_out1
    SLICE_X36Y122        FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDPE (Prop_fdpe_C_Q)         0.459    41.193 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        4.779    45.972    chip_core/housekeeping/Q[0]
    SLICE_X11Y93         FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       1.527    81.840    chip_core/housekeeping/clk_out1
    SLICE_X11Y93         FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/C
                         clock pessimism              0.480    82.321    
                         clock uncertainty           -0.176    82.144    
    SLICE_X11Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.739    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         81.739    
                         arrival time                         -45.972    
  -------------------------------------------------------------------
                         slack                                 35.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.050%)  route 0.413ns (68.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.269     0.005    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y82         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.833    -0.840    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y82         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X37Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.050%)  route 0.413ns (68.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.269     0.005    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y82         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.833    -0.840    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y82         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X37Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.199%)  route 0.494ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.569    -0.595    chip_core/por_fpga/clk_out1
    SLICE_X15Y104        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.494     0.040    chip_core/housekeeping/por
    SLICE_X8Y103         FDCE                                         f  chip_core/housekeeping/xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.840    -0.833    chip_core/housekeeping/clk_out1
    SLICE_X8Y103         FDCE                                         r  chip_core/housekeeping/xfer_count_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y103         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    chip_core/housekeeping/xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.508%)  route 0.466ns (71.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.322     0.058    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.508%)  route 0.466ns (71.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.322     0.058    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.508%)  route 0.466ns (71.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.322     0.058    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.508%)  route 0.466ns (71.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X32Y92         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.144    -0.309    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.264 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.322     0.058    chip_core/soc/core/VexRiscv/reset0
    SLICE_X37Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X37Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.976%)  route 0.565ns (80.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.569    -0.595    chip_core/por_fpga/clk_out1
    SLICE_X15Y104        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.565     0.111    chip_core/housekeeping/por
    SLICE_X8Y104         FDCE                                         f  chip_core/housekeeping/xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.840    -0.833    chip_core/housekeeping/clk_out1
    SLICE_X8Y104         FDCE                                         r  chip_core/housekeeping/xfer_count_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y104         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    chip_core/housekeeping/xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.976%)  route 0.565ns (80.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.569    -0.595    chip_core/por_fpga/clk_out1
    SLICE_X15Y104        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.565     0.111    chip_core/housekeeping/por
    SLICE_X8Y104         FDCE                                         f  chip_core/housekeeping/xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.840    -0.833    chip_core/housekeeping/clk_out1
    SLICE_X8Y104         FDCE                                         r  chip_core/housekeeping/xfer_count_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y104         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    chip_core/housekeeping/xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.976%)  route 0.565ns (80.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.569    -0.595    chip_core/por_fpga/clk_out1
    SLICE_X15Y104        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.565     0.111    chip_core/housekeeping/por
    SLICE_X8Y104         FDCE                                         f  chip_core/housekeeping/xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16020, routed)       0.840    -0.833    chip_core/housekeeping/clk_out1
    SLICE_X8Y104         FDCE                                         r  chip_core/housekeeping/xfer_count_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y104         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    chip_core/housekeeping/xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.736    





