Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Jul 31 07:43:59 2025
| Host              : havarti.cs.cornell.edu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-15  Warning   Large hold violation                      373         
XDCH-2     Warning   Same min and max delay values on IO port  129         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.890        0.000                      0                  530       -1.663     -592.526                    379                  530        3.225        0.000                       0                   249  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.890        0.000                      0                  530       -1.663     -592.526                    379                  530        3.225        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.890ns,  Total Violation        0.000ns
Hold  :          379  Failing Endpoints,  Worst Slack       -1.663ns,  Total Violation     -592.526ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[29]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.523ns (45.368%)  route 1.834ns (54.632%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT4=2 LUT5=5 LUT6=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.378 r  FPADD_4/SM_3_5/D_33/r/out_i_4/CO[7]
                         net (fo=1, routed)           0.028     2.406    FPADD_4/SM_3_5/D_33/r/out_i_4_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.510 r  FPADD_4/SM_3_5/D_33/r/out_i_7/O[3]
                         net (fo=1, routed)           0.351     2.861    FPADD_4/LM_3_6/D_33/r/O[3]
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.961 r  FPADD_4/LM_3_6/D_33/r/out[13]_INST_0_i_2/O
                         net (fo=10, routed)          0.242     3.202    FPADD_4/LM_3_6/D_33/r/out_reg[11]_0
    SLICE_X21Y80         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.366 f  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15/O
                         net (fo=3, routed)           0.195     3.562    FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15_n_0
    SLICE_X21Y80         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     3.662 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9/O
                         net (fo=3, routed)           0.159     3.821    FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9_n_0
    SLICE_X21Y83         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.901 r  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_12/O
                         net (fo=2, routed)           0.152     4.053    FPADD_4/FINAL_EXP_62/out[24]_2
    SLICE_X21Y82         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.201 r  FPADD_4/FINAL_EXP_62/out[25]_INST_0_i_2/O
                         net (fo=3, routed)           0.174     4.374    FPADD_4/FINAL_EXP_62/out_reg[0]
    SLICE_X21Y85         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.487 r  FPADD_4/FINAL_EXP_62/out[27]_INST_0_i_2/O
                         net (fo=3, routed)           0.105     4.593    FPADD_4/FINAL_EXP_62/out_reg[2]
    SLICE_X21Y85         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     4.711 r  FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.187     4.898    FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2_n_0
    SLICE_X20Y84         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     4.980 r  FPADD_4/FINAL_EXP_62/out[29]_INST_0/O
                         net (fo=0)                   0.045     5.025    out[29]
                                                                      r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[28]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.503ns (45.656%)  route 1.789ns (54.344%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.378 r  FPADD_4/SM_3_5/D_33/r/out_i_4/CO[7]
                         net (fo=1, routed)           0.028     2.406    FPADD_4/SM_3_5/D_33/r/out_i_4_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.510 r  FPADD_4/SM_3_5/D_33/r/out_i_7/O[3]
                         net (fo=1, routed)           0.351     2.861    FPADD_4/LM_3_6/D_33/r/O[3]
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.961 r  FPADD_4/LM_3_6/D_33/r/out[13]_INST_0_i_2/O
                         net (fo=10, routed)          0.242     3.202    FPADD_4/LM_3_6/D_33/r/out_reg[11]_0
    SLICE_X21Y80         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.366 f  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15/O
                         net (fo=3, routed)           0.195     3.562    FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15_n_0
    SLICE_X21Y80         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     3.662 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9/O
                         net (fo=3, routed)           0.159     3.821    FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9_n_0
    SLICE_X21Y83         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.901 r  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_12/O
                         net (fo=2, routed)           0.152     4.053    FPADD_4/FINAL_EXP_62/out[24]_2
    SLICE_X21Y82         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.201 r  FPADD_4/FINAL_EXP_62/out[25]_INST_0_i_2/O
                         net (fo=3, routed)           0.174     4.374    FPADD_4/FINAL_EXP_62/out_reg[0]
    SLICE_X21Y85         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.487 r  FPADD_4/FINAL_EXP_62/out[27]_INST_0_i_2/O
                         net (fo=3, routed)           0.105     4.593    FPADD_4/FINAL_EXP_62/out_reg[2]
    SLICE_X21Y85         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     4.711 r  FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.187     4.898    FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2_n_0
    SLICE_X20Y84         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     4.960 r  FPADD_4/FINAL_EXP_62/out[28]_INST_0/O
                         net (fo=0)                   0.000     4.960    out[28]
                                                                      r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[30]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.482ns (45.968%)  route 1.742ns (54.032%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT4=2 LUT5=4 LUT6=2)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.378 r  FPADD_4/SM_3_5/D_33/r/out_i_4/CO[7]
                         net (fo=1, routed)           0.028     2.406    FPADD_4/SM_3_5/D_33/r/out_i_4_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.510 r  FPADD_4/SM_3_5/D_33/r/out_i_7/O[3]
                         net (fo=1, routed)           0.351     2.861    FPADD_4/LM_3_6/D_33/r/O[3]
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.961 r  FPADD_4/LM_3_6/D_33/r/out[13]_INST_0_i_2/O
                         net (fo=10, routed)          0.242     3.202    FPADD_4/LM_3_6/D_33/r/out_reg[11]_0
    SLICE_X21Y80         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.366 f  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15/O
                         net (fo=3, routed)           0.195     3.562    FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15_n_0
    SLICE_X21Y80         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     3.662 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9/O
                         net (fo=3, routed)           0.159     3.821    FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9_n_0
    SLICE_X21Y83         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.901 r  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_12/O
                         net (fo=2, routed)           0.152     4.053    FPADD_4/FINAL_EXP_62/out[24]_2
    SLICE_X21Y82         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.201 r  FPADD_4/FINAL_EXP_62/out[25]_INST_0_i_2/O
                         net (fo=3, routed)           0.174     4.374    FPADD_4/FINAL_EXP_62/out_reg[0]
    SLICE_X21Y85         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.487 r  FPADD_4/FINAL_EXP_62/out[27]_INST_0_i_2/O
                         net (fo=3, routed)           0.105     4.593    FPADD_4/FINAL_EXP_62/out_reg[2]
    SLICE_X21Y85         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     4.711 r  FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.140     4.851    FPADD_4/FINAL_EXP_62/out[30]_INST_0_i_2_n_0
    SLICE_X20Y84         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.892 r  FPADD_4/FINAL_EXP_62/out[30]_INST_0/O
                         net (fo=0)                   0.000     4.892    out[30]
                                                                      r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[16]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.443ns (45.561%)  route 1.724ns (54.439%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.279     2.419 r  FPADD_4/SM_3_5/D_33/r/out_i_4/O[6]
                         net (fo=1, routed)           0.258     2.677    FPADD_4/LM_3_6/D_33/r/out[9]_INST_0_i_1[6]
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.741 r  FPADD_4/LM_3_6/D_33/r/out_i_1__0/O
                         net (fo=12, routed)          0.405     3.146    FPADD_4/LM_3_6/D_33/r/out_reg[6]_0
    SLICE_X20Y80         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.325 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58/O
                         net (fo=1, routed)           0.059     3.384    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58_n_0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.534 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54/O
                         net (fo=1, routed)           0.110     3.644    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54_n_0
    SLICE_X20Y79         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.685 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.107     3.792    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35_n_0
    SLICE_X20Y79         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.893 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_11/O
                         net (fo=26, routed)          0.342     4.234    FPADD_4/_FINAL_MANTISSA_63/out[19]_1
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.413 r  FPADD_4/_FINAL_MANTISSA_63/out[16]_INST_0_i_1/O
                         net (fo=4, routed)           0.248     4.661    FPADD_4/_FINAL_MANTISSA_63/out[16]_INST_0_i_1_n_0
    SLICE_X24Y81         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.835 r  FPADD_4/_FINAL_MANTISSA_63/out[16]_INST_0/O
                         net (fo=0)                   0.000     4.835    out[16]
                                                                      r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[11]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.337ns (43.918%)  route 1.707ns (56.082%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.279     2.419 r  FPADD_4/SM_3_5/D_33/r/out_i_4/O[6]
                         net (fo=1, routed)           0.258     2.677    FPADD_4/LM_3_6/D_33/r/out[9]_INST_0_i_1[6]
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.741 r  FPADD_4/LM_3_6/D_33/r/out_i_1__0/O
                         net (fo=12, routed)          0.405     3.146    FPADD_4/LM_3_6/D_33/r/out_reg[6]_0
    SLICE_X20Y80         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.325 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58/O
                         net (fo=1, routed)           0.059     3.384    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58_n_0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.534 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54/O
                         net (fo=1, routed)           0.110     3.644    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54_n_0
    SLICE_X20Y79         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.685 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.107     3.792    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35_n_0
    SLICE_X20Y79         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.893 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_11/O
                         net (fo=26, routed)          0.390     4.283    FPADD_4/_FINAL_MANTISSA_63/out[19]_1
    SLICE_X23Y83         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.432 r  FPADD_4/_FINAL_MANTISSA_63/out[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.182     4.614    FPADD_4/_FINAL_MANTISSA_63/out[11]_INST_0_i_1_n_0
    SLICE_X22Y83         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     4.712 r  FPADD_4/_FINAL_MANTISSA_63/out[11]_INST_0/O
                         net (fo=0)                   0.000     4.712    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[20]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 1.381ns (45.655%)  route 1.644ns (54.345%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.279     2.419 r  FPADD_4/SM_3_5/D_33/r/out_i_4/O[6]
                         net (fo=1, routed)           0.258     2.677    FPADD_4/LM_3_6/D_33/r/out[9]_INST_0_i_1[6]
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.741 r  FPADD_4/LM_3_6/D_33/r/out_i_1__0/O
                         net (fo=12, routed)          0.405     3.146    FPADD_4/LM_3_6/D_33/r/out_reg[6]_0
    SLICE_X20Y80         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.325 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58/O
                         net (fo=1, routed)           0.059     3.384    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58_n_0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.534 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54/O
                         net (fo=1, routed)           0.110     3.644    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54_n_0
    SLICE_X20Y79         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.685 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.107     3.792    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35_n_0
    SLICE_X20Y79         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.893 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_11/O
                         net (fo=26, routed)          0.285     4.178    FPADD_4/_FINAL_MANTISSA_63/out[19]_1
    SLICE_X22Y82         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     4.356 r  FPADD_4/_FINAL_MANTISSA_63/out[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.224     4.580    FPADD_4/_FINAL_MANTISSA_63/out[20]_INST_0_i_1_n_0
    SLICE_X24Y81         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     4.693 r  FPADD_4/_FINAL_MANTISSA_63/out[20]_INST_0/O
                         net (fo=0)                   0.000     4.693    out[20]
                                                                      r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[19]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.369ns (45.271%)  route 1.655ns (54.729%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.279     2.419 r  FPADD_4/SM_3_5/D_33/r/out_i_4/O[6]
                         net (fo=1, routed)           0.258     2.677    FPADD_4/LM_3_6/D_33/r/out[9]_INST_0_i_1[6]
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.741 r  FPADD_4/LM_3_6/D_33/r/out_i_1__0/O
                         net (fo=12, routed)          0.405     3.146    FPADD_4/LM_3_6/D_33/r/out_reg[6]_0
    SLICE_X20Y80         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.325 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58/O
                         net (fo=1, routed)           0.059     3.384    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58_n_0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.534 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54/O
                         net (fo=1, routed)           0.110     3.644    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54_n_0
    SLICE_X20Y79         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.685 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.107     3.792    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35_n_0
    SLICE_X20Y79         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.893 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_11/O
                         net (fo=26, routed)          0.274     4.167    FPADD_4/_FINAL_MANTISSA_63/out[19]_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.267 r  FPADD_4/_FINAL_MANTISSA_63/out[21]_INST_0_i_1/O
                         net (fo=4, routed)           0.246     4.513    FPADD_4/_FINAL_MANTISSA_63/out[21]_INST_0_i_1_n_0
    SLICE_X24Y81         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.692 r  FPADD_4/_FINAL_MANTISSA_63/out[19]_INST_0/O
                         net (fo=0)                   0.000     4.692    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[26]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.422ns (47.027%)  route 1.602ns (52.973%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.378 r  FPADD_4/SM_3_5/D_33/r/out_i_4/CO[7]
                         net (fo=1, routed)           0.028     2.406    FPADD_4/SM_3_5/D_33/r/out_i_4_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.510 r  FPADD_4/SM_3_5/D_33/r/out_i_7/O[3]
                         net (fo=1, routed)           0.351     2.861    FPADD_4/LM_3_6/D_33/r/O[3]
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.961 r  FPADD_4/LM_3_6/D_33/r/out[13]_INST_0_i_2/O
                         net (fo=10, routed)          0.242     3.202    FPADD_4/LM_3_6/D_33/r/out_reg[11]_0
    SLICE_X21Y80         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.366 f  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15/O
                         net (fo=3, routed)           0.195     3.562    FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15_n_0
    SLICE_X21Y80         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     3.662 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9/O
                         net (fo=3, routed)           0.159     3.821    FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9_n_0
    SLICE_X21Y83         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.901 r  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_12/O
                         net (fo=2, routed)           0.152     4.053    FPADD_4/FINAL_EXP_62/out[24]_2
    SLICE_X21Y82         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.201 r  FPADD_4/FINAL_EXP_62/out[25]_INST_0_i_2/O
                         net (fo=3, routed)           0.174     4.374    FPADD_4/FINAL_EXP_62/out_reg[0]
    SLICE_X21Y85         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.487 r  FPADD_4/FINAL_EXP_62/out[27]_INST_0_i_2/O
                         net (fo=3, routed)           0.105     4.593    FPADD_4/FINAL_EXP_62/out_reg[2]
    SLICE_X21Y85         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.692 r  FPADD_4/FINAL_EXP_62/out[26]_INST_0/O
                         net (fo=0)                   0.000     4.692    out[26]
                                                                      r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[27]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 1.423ns (47.075%)  route 1.600ns (52.925%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.378 r  FPADD_4/SM_3_5/D_33/r/out_i_4/CO[7]
                         net (fo=1, routed)           0.028     2.406    FPADD_4/SM_3_5/D_33/r/out_i_4_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.510 r  FPADD_4/SM_3_5/D_33/r/out_i_7/O[3]
                         net (fo=1, routed)           0.351     2.861    FPADD_4/LM_3_6/D_33/r/O[3]
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.961 r  FPADD_4/LM_3_6/D_33/r/out[13]_INST_0_i_2/O
                         net (fo=10, routed)          0.242     3.202    FPADD_4/LM_3_6/D_33/r/out_reg[11]_0
    SLICE_X21Y80         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.366 f  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15/O
                         net (fo=3, routed)           0.195     3.562    FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_15_n_0
    SLICE_X21Y80         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     3.662 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9/O
                         net (fo=3, routed)           0.159     3.821    FPADD_4/LM_3_6/D_33/r/out[27]_INST_0_i_9_n_0
    SLICE_X21Y83         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.901 r  FPADD_4/LM_3_6/D_33/r/out[25]_INST_0_i_12/O
                         net (fo=2, routed)           0.152     4.053    FPADD_4/FINAL_EXP_62/out[24]_2
    SLICE_X21Y82         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.201 r  FPADD_4/FINAL_EXP_62/out[25]_INST_0_i_2/O
                         net (fo=3, routed)           0.174     4.374    FPADD_4/FINAL_EXP_62/out_reg[0]
    SLICE_X21Y85         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.487 r  FPADD_4/FINAL_EXP_62/out[27]_INST_0_i_2/O
                         net (fo=3, routed)           0.103     4.591    FPADD_4/LM_3_6/D_33/r/out[27]
    SLICE_X21Y85         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     4.691 r  FPADD_4/LM_3_6/D_33/r/out[27]_INST_0/O
                         net (fo=0)                   0.000     4.691    out[27]
                                                                      r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            out[8]
                            (output port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.416ns (47.038%)  route 1.594ns (52.962%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Output Delay:           0.050ns
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.000 - 7.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.668     1.668    FPADD_4/SM_3_5/D_33/r/clk
    SLICE_X22Y74         FDRE                                         r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.766 r  FPADD_4/SM_3_5/D_33/r/out_reg[0]/Q
                         net (fo=3, routed)           0.185     1.951    FPADD_4/SM_3_5/D_33/r/Q[0]
    SLICE_X21Y75         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     2.129 r  FPADD_4/SM_3_5/D_33/r/out_i_13/O
                         net (fo=1, routed)           0.011     2.140    FPADD_4/SM_3_5/D_33/r/out_i_13_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.279     2.419 r  FPADD_4/SM_3_5/D_33/r/out_i_4/O[6]
                         net (fo=1, routed)           0.258     2.677    FPADD_4/LM_3_6/D_33/r/out[9]_INST_0_i_1[6]
    SLICE_X22Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.741 r  FPADD_4/LM_3_6/D_33/r/out_i_1__0/O
                         net (fo=12, routed)          0.405     3.146    FPADD_4/LM_3_6/D_33/r/out_reg[6]_0
    SLICE_X20Y80         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.325 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58/O
                         net (fo=1, routed)           0.059     3.384    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_58_n_0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.534 f  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54/O
                         net (fo=1, routed)           0.110     3.644    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_54_n_0
    SLICE_X20Y79         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.685 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.107     3.792    FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_35_n_0
    SLICE_X20Y79         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     3.893 r  FPADD_4/LM_3_6/D_33/r/out[22]_INST_0_i_11/O
                         net (fo=26, routed)          0.390     4.283    FPADD_4/_FINAL_MANTISSA_63/out[19]_1
    SLICE_X23Y83         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     4.432 r  FPADD_4/_FINAL_MANTISSA_63/out[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.069     4.501    FPADD_4/_FINAL_MANTISSA_63/out[11]_INST_0_i_1_n_0
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     4.678 r  FPADD_4/_FINAL_MANTISSA_63/out[8]_INST_0/O
                         net (fo=0)                   0.000     4.678    out[8]
                                                                      r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.050     6.915    
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.663ns  (arrival time - required time)
  Source:                 b[31]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/RIGHT_S3_16/D_33/r/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Input Delay:            0.050ns
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[31] (IN)
                         net (fo=0)                   0.018     0.068    FPADD_4/RIGHT_S3_16/D_33/r/b[31]
    SLICE_X20Y78         FDRE                                         r  FPADD_4/RIGHT_S3_16/D_33/r/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.678     1.678    FPADD_4/RIGHT_S3_16/D_33/r/clk
    SLICE_X20Y78         FDRE                                         r  FPADD_4/RIGHT_S3_16/D_33/r/out_reg[31]/C
                         clock pessimism              0.000     1.678    
    SLICE_X20Y78         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.731    FPADD_4/RIGHT_S3_16/D_33/r/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                 -1.663    

Slack (VIOLATED) :        -1.657ns  (arrival time - required time)
  Source:                 a[31]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/LEFT_S3_14/D_33/r/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.015ns  (logic 0.000ns (0.000%)  route 0.015ns (100.000%))
  Logic Levels:           0  
  Input Delay:            0.050ns
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  a[31] (IN)
                         net (fo=0)                   0.015     0.065    FPADD_4/LEFT_S3_14/D_33/r/a[31]
    SLICE_X21Y82         FDRE                                         r  FPADD_4/LEFT_S3_14/D_33/r/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.667     1.667    FPADD_4/LEFT_S3_14/D_33/r/clk
    SLICE_X21Y82         FDRE                                         r  FPADD_4/LEFT_S3_14/D_33/r/out_reg[31]/C
                         clock pessimism              0.000     1.667    
    SLICE_X21Y82         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.722    FPADD_4/LEFT_S3_14/D_33/r/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                 -1.657    

Slack (VIOLATED) :        -1.627ns  (arrival time - required time)
  Source:                 b[0]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.050ns  (logic 0.039ns (78.000%)  route 0.011ns (22.000%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[0] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[0]
    SLICE_X21Y71         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.089 r  FPADD_4/_CONTROL_GT_26/out[0]_i_1__2/O
                         net (fo=1, routed)           0.011     0.100    FPADD_4/SM_9/D_33/r/D[0]
    SLICE_X21Y71         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.672     1.672    FPADD_4/SM_9/D_33/r/clk
    SLICE_X21Y71         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[0]/C
                         clock pessimism              0.000     1.672    
    SLICE_X21Y71         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.727    FPADD_4/SM_9/D_33/r/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.627ns  (arrival time - required time)
  Source:                 b[10]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.050ns  (logic 0.039ns (78.000%)  route 0.011ns (22.000%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[10] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[10]
    SLICE_X21Y71         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.039     0.089 r  FPADD_4/_CONTROL_GT_26/out[10]_i_1__0/O
                         net (fo=1, routed)           0.011     0.100    FPADD_4/SM_9/D_33/r/D[10]
    SLICE_X21Y71         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.672     1.672    FPADD_4/SM_9/D_33/r/clk
    SLICE_X21Y71         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[10]/C
                         clock pessimism              0.000     1.672    
    SLICE_X21Y71         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.727    FPADD_4/SM_9/D_33/r/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.627ns  (arrival time - required time)
  Source:                 b[11]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.050ns  (logic 0.039ns (78.000%)  route 0.011ns (22.000%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[11] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[11]
    SLICE_X21Y72         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.039     0.089 r  FPADD_4/_CONTROL_GT_26/out[11]_i_1__0/O
                         net (fo=1, routed)           0.011     0.100    FPADD_4/SM_9/D_33/r/D[11]
    SLICE_X21Y72         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.672     1.672    FPADD_4/SM_9/D_33/r/clk
    SLICE_X21Y72         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[11]/C
                         clock pessimism              0.000     1.672    
    SLICE_X21Y72         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.727    FPADD_4/SM_9/D_33/r/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.626ns  (arrival time - required time)
  Source:                 b[20]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.057ns  (logic 0.043ns (75.439%)  route 0.014ns (24.561%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[20] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[20]
    SLICE_X24Y73         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.043     0.093 r  FPADD_4/_CONTROL_GT_26/out[20]_i_1__0/O
                         net (fo=1, routed)           0.014     0.107    FPADD_4/SM_9/D_33/r/D[20]
    SLICE_X24Y73         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.678     1.678    FPADD_4/SM_9/D_33/r/clk
    SLICE_X24Y73         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[20]/C
                         clock pessimism              0.000     1.678    
    SLICE_X24Y73         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     1.733    FPADD_4/SM_9/D_33/r/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.626ns  (arrival time - required time)
  Source:                 b[7]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.051ns  (logic 0.039ns (76.471%)  route 0.012ns (23.529%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[7] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[7]
    SLICE_X21Y72         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.039     0.089 r  FPADD_4/_CONTROL_GT_26/out[7]_i_1__0/O
                         net (fo=1, routed)           0.012     0.101    FPADD_4/SM_9/D_33/r/D[7]
    SLICE_X21Y72         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.672     1.672    FPADD_4/SM_9/D_33/r/clk
    SLICE_X21Y72         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[7]/C
                         clock pessimism              0.000     1.672    
    SLICE_X21Y72         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.727    FPADD_4/SM_9/D_33/r/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.626ns  (arrival time - required time)
  Source:                 b[13]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/SM_9/D_33/r/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.056ns  (logic 0.043ns (76.786%)  route 0.013ns (23.214%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.050ns
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[13] (IN)
                         net (fo=2, unset)            0.000     0.050    FPADD_4/_CONTROL_GT_26/b[13]
    SLICE_X24Y73         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.043     0.093 r  FPADD_4/_CONTROL_GT_26/out[13]_i_1__0/O
                         net (fo=1, routed)           0.013     0.106    FPADD_4/SM_9/D_33/r/D[13]
    SLICE_X24Y73         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.677     1.677    FPADD_4/SM_9/D_33/r/clk
    SLICE_X24Y73         FDRE                                         r  FPADD_4/SM_9/D_33/r/out_reg[13]/C
                         clock pessimism              0.000     1.677    
    SLICE_X24Y73         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     1.732    FPADD_4/SM_9/D_33/r/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.625ns  (arrival time - required time)
  Source:                 a[28]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/LEFT_S3_14/D_33/r/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Input Delay:            0.050ns
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  a[28] (IN)
                         net (fo=13, unset)           0.017     0.067    FPADD_4/LEFT_S3_14/D_33/r/a[28]
    SLICE_X16Y36         FDRE                                         r  FPADD_4/LEFT_S3_14/D_33/r/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.638     1.638    FPADD_4/LEFT_S3_14/D_33/r/clk
    SLICE_X16Y36         FDRE                                         r  FPADD_4/LEFT_S3_14/D_33/r/out_reg[28]/C
                         clock pessimism              0.000     1.638    
    SLICE_X16Y36         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     1.692    FPADD_4/LEFT_S3_14/D_33/r/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -1.625ns  (arrival time - required time)
  Source:                 b[6]
                            (input port clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FPADD_4/RIGHT_S3_16/D_33/r/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Input Delay:            0.050ns
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.050     0.050    
                                                      0.000     0.050 r  b[6] (IN)
                         net (fo=2, unset)            0.016     0.066    FPADD_4/RIGHT_S3_16/D_33/r/b[6]
    SLICE_X16Y35         FDRE                                         r  FPADD_4/RIGHT_S3_16/D_33/r/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=248, unset)          1.636     1.636    FPADD_4/RIGHT_S3_16/D_33/r/clk
    SLICE_X16Y35         FDRE                                         r  FPADD_4/RIGHT_S3_16/D_33/r/out_reg[6]/C
                         clock pessimism              0.000     1.636    
    SLICE_X16Y35         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     1.691    FPADD_4/RIGHT_S3_16/D_33/r/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                 -1.625    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X25Y72  FPADD_4/C2A_4/D_33/r/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X25Y72  FPADD_4/C2B_3/D_33/r/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X25Y74  FPADD_4/C2_8/D_33/r/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X25Y74  FPADD_4/C2_SHIFT_7/D_33/r/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X20Y84  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y85  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y85  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y85  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y85  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y82  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2A_4/D_33/r/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2A_4/D_33/r/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2B_3/D_33/r/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2B_3/D_33/r/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_8/D_33/r/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_8/D_33/r/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_SHIFT_7/D_33/r/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_SHIFT_7/D_33/r/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X20Y84  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X20Y84  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2A_4/D_33/r/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2A_4/D_33/r/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2B_3/D_33/r/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y72  FPADD_4/C2B_3/D_33/r/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_8/D_33/r/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_8/D_33/r/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_SHIFT_7/D_33/r/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X25Y74  FPADD_4/C2_SHIFT_7/D_33/r/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X20Y84  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X20Y84  FPADD_4/LARGER_EXP_S3_13/D_33/r/out_reg[0]/C



