# Function: <code>intel_pmu_lbr_reset_32</code>

## Status
<b>Regular</b>
<ul>
<li>
<details>
<summary>In <code>4.4</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101163c)
Location: arch/x86/events/intel/lbr.c:182
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>4.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010f91)
Location: arch/x86/events/intel/lbr.c:193
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>4.10</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810110f1)
Location: arch/x86/events/intel/lbr.c:193
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>4.13</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8100f78e)
Location: arch/x86/events/intel/lbr.c:193
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>4.15</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8100ff2e)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>4.18</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
```
</details>
</li>
<li>
<details>
<summary>In <code>5.0</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>5.3</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>5.4</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>5.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>5.11</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810142c0)
Location: arch/x86/events/intel/lbr.c:245
Inline: False
```
**Symbols:**

```
ffffffff810142c0-ffffffff81014304: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81015420)
Location: arch/x86/events/intel/lbr.c:245
Inline: False
```
**Symbols:**

```
ffffffff81015420-ffffffff81015464: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81016a40)
Location: arch/x86/events/intel/lbr.c:245
Inline: False
```
**Symbols:**

```
ffffffff81016a40-ffffffff81016a84: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81018b80)
Location: arch/x86/events/intel/lbr.c:223
Inline: False
```
**Symbols:**

```
ffffffff81018b80-ffffffff81018bf7: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101ca20)
Location: arch/x86/events/intel/lbr.c:163
Inline: False
```
**Symbols:**

```
ffffffff8101ca20-ffffffff8101ca97: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101c6e0)
Location: arch/x86/events/intel/lbr.c:163
Inline: False
```
**Symbols:**

```
ffffffff8101c6e0-ffffffff8101c757: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: ✅</summary>

```c
void intel_pmu_lbr_reset_32();
```

**Collision:** Unique Global

**Inline:** No

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81022670)
Location: arch/x86/events/intel/lbr.c:163
Inline: False
```
**Symbols:**

```
ffffffff81022670-ffffffff810226e7: intel_pmu_lbr_reset_32 (STB_GLOBAL)
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
<details>
<summary>In <code>aws</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>azure</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>gcp</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
<li>
<details>
<summary>In <code>lowlatency</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (0)
Location: arch/x86/events/intel/lbr.c:197
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_reset
```
</details>
</li>
</ul>

## Differences
<b>Regular</b>
<ul>
<li>
No changes between <code>5.11</code> and <code>5.13</code> ✅
</li>
<li>
No changes between <code>5.13</code> and <code>5.15</code> ✅
</li>
<li>
No changes between <code>5.15</code> and <code>5.19</code> ✅
</li>
<li>
No changes between <code>5.19</code> and <code>6.2</code> ✅
</li>
<li>
No changes between <code>6.2</code> and <code>6.5</code> ✅
</li>
<li>
No changes between <code>6.5</code> and <code>6.8</code> ✅
</li>
</ul>
