

================================================================
== Vivado HLS Report for 'fir_filter_b'
================================================================
* Date:           Mon Dec 21 15:51:16 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 6 [1/1] (3.40ns)   --->   "%data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x)" [../sources/up_conv.cpp:70]   --->   Operation 6 'read' 'data' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_62_load = load i32* @shift_reg_62, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 7 'load' 'shift_reg_62_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (7.05ns)   --->   "%mul_ln75 = mul nsw i32 231, %shift_reg_62_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 8 'mul' 'mul_ln75' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_61_load = load i32* @shift_reg_61, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 9 'load' 'shift_reg_61_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %shift_reg_61_load, i32* @shift_reg_62, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_60_load = load i32* @shift_reg_60, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 11 'load' 'shift_reg_60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %shift_reg_60_load, i32* @shift_reg_61, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (7.05ns)   --->   "%mul_ln75_1 = mul nsw i32 172, %shift_reg_60_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 13 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shift_reg_59_load = load i32* @shift_reg_59, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 14 'load' 'shift_reg_59_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %shift_reg_59_load, i32* @shift_reg_60, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (7.05ns)   --->   "%mul_ln75_2 = mul nsw i32 189, %shift_reg_59_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 16 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_58_load = load i32* @shift_reg_58, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 17 'load' 'shift_reg_58_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "store i32 %shift_reg_58_load, i32* @shift_reg_59, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.05ns)   --->   "%mul_ln75_3 = mul nsw i32 191, %shift_reg_58_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 19 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_57_load = load i32* @shift_reg_57, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 20 'load' 'shift_reg_57_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "store i32 %shift_reg_57_load, i32* @shift_reg_58, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.05ns)   --->   "%mul_ln75_4 = mul nsw i32 172, %shift_reg_57_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 22 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_56_load = load i32* @shift_reg_56, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 23 'load' 'shift_reg_56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %shift_reg_56_load, i32* @shift_reg_57, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_55_load = load i32* @shift_reg_55, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 25 'load' 'shift_reg_55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %shift_reg_55_load, i32* @shift_reg_56, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.05ns)   --->   "%mul_ln75_5 = mul nsw i32 59, %shift_reg_55_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 27 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_54_load = load i32* @shift_reg_54, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 28 'load' 'shift_reg_54_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "store i32 %shift_reg_54_load, i32* @shift_reg_55, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_53_load = load i32* @shift_reg_53, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 30 'load' 'shift_reg_53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %shift_reg_53_load, i32* @shift_reg_54, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (7.05ns)   --->   "%mul_ln75_6 = mul nsw i32 -155, %shift_reg_53_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 32 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_52_load = load i32* @shift_reg_52, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 33 'load' 'shift_reg_52_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %shift_reg_52_load, i32* @shift_reg_53, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (7.05ns)   --->   "%mul_ln75_7 = mul nsw i32 -289, %shift_reg_52_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 35 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_51_load = load i32* @shift_reg_51, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 36 'load' 'shift_reg_51_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i32 %shift_reg_51_load, i32* @shift_reg_52, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (7.05ns)   --->   "%mul_ln75_8 = mul nsw i32 -432, %shift_reg_51_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 38 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_50_load = load i32* @shift_reg_50, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 39 'load' 'shift_reg_50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %shift_reg_50_load, i32* @shift_reg_51, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (7.05ns)   --->   "%mul_ln75_9 = mul nsw i32 -570, %shift_reg_50_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 41 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_49_load = load i32* @shift_reg_49, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 42 'load' 'shift_reg_49_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %shift_reg_49_load, i32* @shift_reg_50, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (7.05ns)   --->   "%mul_ln75_10 = mul nsw i32 -690, %shift_reg_49_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 44 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shift_reg_48_load = load i32* @shift_reg_48, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 45 'load' 'shift_reg_48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %shift_reg_48_load, i32* @shift_reg_49, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (7.05ns)   --->   "%mul_ln75_11 = mul nsw i32 -777, %shift_reg_48_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 47 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shift_reg_47_load = load i32* @shift_reg_47, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 48 'load' 'shift_reg_47_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %shift_reg_47_load, i32* @shift_reg_48, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (7.05ns)   --->   "%mul_ln75_12 = mul nsw i32 -816, %shift_reg_47_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 50 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_46_load = load i32* @shift_reg_46, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 51 'load' 'shift_reg_46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %shift_reg_46_load, i32* @shift_reg_47, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (7.05ns)   --->   "%mul_ln75_13 = mul nsw i32 -790, %shift_reg_46_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 53 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_45_load = load i32* @shift_reg_45, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 54 'load' 'shift_reg_45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %shift_reg_45_load, i32* @shift_reg_46, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (7.05ns)   --->   "%mul_ln75_14 = mul nsw i32 -687, %shift_reg_45_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 56 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_44_load = load i32* @shift_reg_44, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 57 'load' 'shift_reg_44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %shift_reg_44_load, i32* @shift_reg_45, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (7.05ns)   --->   "%mul_ln75_15 = mul nsw i32 -498, %shift_reg_44_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 59 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shift_reg_43_load = load i32* @shift_reg_43, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 60 'load' 'shift_reg_43_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %shift_reg_43_load, i32* @shift_reg_44, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (7.05ns)   --->   "%mul_ln75_16 = mul nsw i32 -217, %shift_reg_43_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 62 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shift_reg_42_load = load i32* @shift_reg_42, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 63 'load' 'shift_reg_42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %shift_reg_42_load, i32* @shift_reg_43, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (7.05ns)   --->   "%mul_ln75_17 = mul nsw i32 156, %shift_reg_42_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 65 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shift_reg_41_load = load i32* @shift_reg_41, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 66 'load' 'shift_reg_41_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %shift_reg_41_load, i32* @shift_reg_42, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (7.05ns)   --->   "%mul_ln75_18 = mul nsw i32 614, %shift_reg_41_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 68 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shift_reg_40_load = load i32* @shift_reg_40, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 69 'load' 'shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %shift_reg_40_load, i32* @shift_reg_41, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (7.05ns)   --->   "%mul_ln75_19 = mul nsw i32 1147, %shift_reg_40_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 71 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shift_reg_39_load = load i32* @shift_reg_39, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 72 'load' 'shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %shift_reg_39_load, i32* @shift_reg_40, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (7.05ns)   --->   "%mul_ln75_20 = mul nsw i32 1737, %shift_reg_39_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 74 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shift_reg_38_load = load i32* @shift_reg_38, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 75 'load' 'shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %shift_reg_38_load, i32* @shift_reg_39, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (7.05ns)   --->   "%mul_ln75_21 = mul nsw i32 2362, %shift_reg_38_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 77 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shift_reg_37_load = load i32* @shift_reg_37, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 78 'load' 'shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %shift_reg_37_load, i32* @shift_reg_38, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (7.05ns)   --->   "%mul_ln75_22 = mul nsw i32 2997, %shift_reg_37_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 80 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shift_reg_36_load = load i32* @shift_reg_36, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 81 'load' 'shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %shift_reg_36_load, i32* @shift_reg_37, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (7.05ns)   --->   "%mul_ln75_23 = mul nsw i32 3613, %shift_reg_36_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 83 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shift_reg_35_load = load i32* @shift_reg_35, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 84 'load' 'shift_reg_35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %shift_reg_35_load, i32* @shift_reg_36, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (7.05ns)   --->   "%mul_ln75_24 = mul nsw i32 4181, %shift_reg_35_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 86 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shift_reg_34_load = load i32* @shift_reg_34, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 87 'load' 'shift_reg_34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %shift_reg_34_load, i32* @shift_reg_35, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (7.05ns)   --->   "%mul_ln75_25 = mul nsw i32 4675, %shift_reg_34_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 89 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shift_reg_33_load = load i32* @shift_reg_33, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 90 'load' 'shift_reg_33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %shift_reg_33_load, i32* @shift_reg_34, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (7.05ns)   --->   "%mul_ln75_26 = mul nsw i32 5069, %shift_reg_33_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 92 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%shift_reg_32_load = load i32* @shift_reg_32, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 93 'load' 'shift_reg_32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %shift_reg_32_load, i32* @shift_reg_33, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (7.05ns)   --->   "%mul_ln75_27 = mul nsw i32 5344, %shift_reg_32_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 95 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shift_reg_31_load = load i32* @shift_reg_31, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 96 'load' 'shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %shift_reg_31_load, i32* @shift_reg_32, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (7.05ns)   --->   "%mul_ln75_28 = mul nsw i32 5485, %shift_reg_31_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 98 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%shift_reg_30_load = load i32* @shift_reg_30, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 99 'load' 'shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "store i32 %shift_reg_30_load, i32* @shift_reg_31, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (7.05ns)   --->   "%mul_ln75_29 = mul nsw i32 5485, %shift_reg_30_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 101 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shift_reg_29_load = load i32* @shift_reg_29, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 102 'load' 'shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %shift_reg_29_load, i32* @shift_reg_30, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (7.05ns)   --->   "%mul_ln75_30 = mul nsw i32 5344, %shift_reg_29_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 104 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%shift_reg_28_load = load i32* @shift_reg_28, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 105 'load' 'shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "store i32 %shift_reg_28_load, i32* @shift_reg_29, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (7.05ns)   --->   "%mul_ln75_31 = mul nsw i32 5069, %shift_reg_28_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 107 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shift_reg_27_load = load i32* @shift_reg_27, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 108 'load' 'shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %shift_reg_27_load, i32* @shift_reg_28, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (7.05ns)   --->   "%mul_ln75_32 = mul nsw i32 4675, %shift_reg_27_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 110 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shift_reg_26_load = load i32* @shift_reg_26, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 111 'load' 'shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "store i32 %shift_reg_26_load, i32* @shift_reg_27, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (7.05ns)   --->   "%mul_ln75_33 = mul nsw i32 4181, %shift_reg_26_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 113 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shift_reg_25_load = load i32* @shift_reg_25, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 114 'load' 'shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %shift_reg_25_load, i32* @shift_reg_26, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 115 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (7.05ns)   --->   "%mul_ln75_34 = mul nsw i32 3613, %shift_reg_25_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 116 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shift_reg_24_load = load i32* @shift_reg_24, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 117 'load' 'shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "store i32 %shift_reg_24_load, i32* @shift_reg_25, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (7.05ns)   --->   "%mul_ln75_35 = mul nsw i32 2997, %shift_reg_24_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 119 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shift_reg_23_load = load i32* @shift_reg_23, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 120 'load' 'shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %shift_reg_23_load, i32* @shift_reg_24, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (7.05ns)   --->   "%mul_ln75_36 = mul nsw i32 2362, %shift_reg_23_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 122 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%shift_reg_22_load = load i32* @shift_reg_22, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 123 'load' 'shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %shift_reg_22_load, i32* @shift_reg_23, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (7.05ns)   --->   "%mul_ln75_37 = mul nsw i32 1737, %shift_reg_22_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 125 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shift_reg_21_load = load i32* @shift_reg_21, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 126 'load' 'shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %shift_reg_21_load, i32* @shift_reg_22, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (7.05ns)   --->   "%mul_ln75_38 = mul nsw i32 1147, %shift_reg_21_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 128 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%shift_reg_20_load = load i32* @shift_reg_20, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 129 'load' 'shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "store i32 %shift_reg_20_load, i32* @shift_reg_21, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (7.05ns)   --->   "%mul_ln75_39 = mul nsw i32 614, %shift_reg_20_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 131 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%shift_reg_19_load = load i32* @shift_reg_19, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 132 'load' 'shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "store i32 %shift_reg_19_load, i32* @shift_reg_20, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (7.05ns)   --->   "%mul_ln75_40 = mul nsw i32 156, %shift_reg_19_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 134 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%shift_reg_18_load = load i32* @shift_reg_18, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 135 'load' 'shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "store i32 %shift_reg_18_load, i32* @shift_reg_19, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (7.05ns)   --->   "%mul_ln75_41 = mul nsw i32 -217, %shift_reg_18_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 137 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shift_reg_17_load = load i32* @shift_reg_17, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 138 'load' 'shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "store i32 %shift_reg_17_load, i32* @shift_reg_18, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (7.05ns)   --->   "%mul_ln75_42 = mul nsw i32 -498, %shift_reg_17_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 140 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%shift_reg_16_load = load i32* @shift_reg_16, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 141 'load' 'shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "store i32 %shift_reg_16_load, i32* @shift_reg_17, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (7.05ns)   --->   "%mul_ln75_43 = mul nsw i32 -687, %shift_reg_16_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 143 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%shift_reg_15_load = load i32* @shift_reg_15, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 144 'load' 'shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "store i32 %shift_reg_15_load, i32* @shift_reg_16, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (7.05ns)   --->   "%mul_ln75_44 = mul nsw i32 -790, %shift_reg_15_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 146 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32* @shift_reg_14, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 147 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "store i32 %shift_reg_14_load, i32* @shift_reg_15, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (7.05ns)   --->   "%mul_ln75_45 = mul nsw i32 -816, %shift_reg_14_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 149 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32* @shift_reg_13, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 150 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %shift_reg_13_load, i32* @shift_reg_14, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (7.05ns)   --->   "%mul_ln75_46 = mul nsw i32 -777, %shift_reg_13_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 152 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32* @shift_reg_12, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 153 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "store i32 %shift_reg_12_load, i32* @shift_reg_13, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (7.05ns)   --->   "%mul_ln75_47 = mul nsw i32 -690, %shift_reg_12_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 155 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32* @shift_reg_11, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 156 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "store i32 %shift_reg_11_load, i32* @shift_reg_12, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (7.05ns)   --->   "%mul_ln75_48 = mul nsw i32 -570, %shift_reg_11_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 158 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32* @shift_reg_10, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 159 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %shift_reg_10_load, i32* @shift_reg_11, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (7.05ns)   --->   "%mul_ln75_49 = mul nsw i32 -432, %shift_reg_10_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 161 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 162 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %shift_reg_9_load, i32* @shift_reg_10, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (7.05ns)   --->   "%mul_ln75_50 = mul nsw i32 -289, %shift_reg_9_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 164 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 165 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (7.05ns)   --->   "%mul_ln75_51 = mul nsw i32 -155, %shift_reg_8_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 167 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 168 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 170 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (7.05ns)   --->   "%mul_ln75_52 = mul nsw i32 59, %shift_reg_6_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 172 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 173 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 174 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 175 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (7.05ns)   --->   "%mul_ln75_53 = mul nsw i32 172, %shift_reg_4_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 177 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 178 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 179 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (7.05ns)   --->   "%mul_ln75_54 = mul nsw i32 191, %shift_reg_3_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 180 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 181 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (7.05ns)   --->   "%mul_ln75_55 = mul nsw i32 189, %shift_reg_2_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 183 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 184 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 185 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (7.05ns)   --->   "%mul_ln75_56 = mul nsw i32 172, %shift_reg_1_load" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 186 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 16" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 187 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4" [../sources/up_conv.cpp:72->../sources/up_conv.cpp:20]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "store i32 %data, i32* @shift_reg_0, align 16" [../sources/up_conv.cpp:69->../sources/up_conv.cpp:20]   --->   Operation 189 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (7.05ns)   --->   "%mul_ln75_57 = mul nsw i32 231, %data" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 190 'mul' 'mul_ln75_57' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.17>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_1)   --->   "%shl_ln75 = shl i32 %shift_reg_61_load, 7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 191 'shl' 'shl_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln75_1 = shl i32 %shift_reg_61_load, 4" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 192 'shl' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_7)   --->   "%shl_ln75_2 = shl i32 %shift_reg_56_load, 7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 193 'shl' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln75)   --->   "%shl_ln75_3 = shl i32 %shift_reg_54_load, 5" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 194 'shl' 'shl_ln75_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln75 = sub i32 0, %shl_ln75_3" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 195 'sub' 'sub_ln75' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln75_4 = shl i32 %shift_reg_54_load, 2" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 196 'shl' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_1 = sub i32 %sub_ln75, %shl_ln75_4" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 197 'sub' 'sub_ln75_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sub_ln75_2)   --->   "%shl_ln75_5 = shl i32 %shift_reg_7_load, 5" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 198 'shl' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln75_2 = sub i32 0, %shl_ln75_5" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 199 'sub' 'sub_ln75_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln75_6 = shl i32 %shift_reg_7_load, 2" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 200 'shl' 'shl_ln75_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_3 = sub i32 %sub_ln75_2, %shl_ln75_6" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 201 'sub' 'sub_ln75_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_55)   --->   "%shl_ln75_7 = shl i32 %shift_reg_5_load, 7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 202 'shl' 'shl_ln75_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln75_8 = shl i32 %shift_reg_0_load, 7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 203 'shl' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln75_9 = shl i32 %shift_reg_0_load, 4" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 204 'shl' 'shl_ln75_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i32 %shl_ln75_9, %shl_ln75_8" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 205 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln75_1 = add i32 %mul_ln75, %shl_ln75" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 206 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_2 = add i32 %add_ln75_1, %add_ln75" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 207 'add' 'add_ln75_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_3 = add i32 %shl_ln75_1, %mul_ln75_1" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 208 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 209 [1/1] (1.89ns)   --->   "%add_ln75_4 = add i32 %mul_ln75_2, %mul_ln75_3" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 209 'add' 'add_ln75_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_5 = add i32 %add_ln75_4, %add_ln75_3" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 210 'add' 'add_ln75_5' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln75_7 = add i32 %mul_ln75_4, %shl_ln75_2" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 211 'add' 'add_ln75_7' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_8 = add i32 %mul_ln75_5, %sub_ln75_1" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 212 'add' 'add_ln75_8' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_10 = add i32 %mul_ln75_6, %mul_ln75_7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 213 'add' 'add_ln75_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (1.89ns)   --->   "%add_ln75_11 = add i32 %mul_ln75_8, %mul_ln75_9" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 214 'add' 'add_ln75_11' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_12 = add i32 %add_ln75_11, %add_ln75_10" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 215 'add' 'add_ln75_12' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_15 = add i32 %mul_ln75_10, %mul_ln75_11" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 216 'add' 'add_ln75_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (1.89ns)   --->   "%add_ln75_16 = add i32 %mul_ln75_12, %mul_ln75_13" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 217 'add' 'add_ln75_16' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_17 = add i32 %add_ln75_16, %add_ln75_15" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 218 'add' 'add_ln75_17' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_18 = add i32 %mul_ln75_14, %mul_ln75_15" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 219 'add' 'add_ln75_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (1.89ns)   --->   "%add_ln75_19 = add i32 %mul_ln75_16, %mul_ln75_17" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 220 'add' 'add_ln75_19' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_20 = add i32 %add_ln75_19, %add_ln75_18" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 221 'add' 'add_ln75_20' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (1.89ns)   --->   "%add_ln75_22 = add i32 %mul_ln75_18, %mul_ln75_19" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 222 'add' 'add_ln75_22' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (1.89ns)   --->   "%add_ln75_23 = add i32 %mul_ln75_20, %mul_ln75_21" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 223 'add' 'add_ln75_23' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_25 = add i32 %mul_ln75_22, %mul_ln75_23" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 224 'add' 'add_ln75_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_26 = add i32 %mul_ln75_25, %mul_ln75_26" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 225 'add' 'add_ln75_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_27 = add i32 %add_ln75_26, %mul_ln75_24" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 226 'add' 'add_ln75_27' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_28 = add i32 %add_ln75_27, %add_ln75_25" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 227 'add' 'add_ln75_28' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/1] (1.89ns)   --->   "%add_ln75_32 = add i32 %mul_ln75_27, %mul_ln75_28" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 228 'add' 'add_ln75_32' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (1.89ns)   --->   "%add_ln75_33 = add i32 %mul_ln75_29, %mul_ln75_30" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 229 'add' 'add_ln75_33' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_35 = add i32 %mul_ln75_31, %mul_ln75_32" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 230 'add' 'add_ln75_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 231 [1/1] (1.89ns)   --->   "%add_ln75_36 = add i32 %mul_ln75_33, %mul_ln75_34" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 231 'add' 'add_ln75_36' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_37 = add i32 %add_ln75_36, %add_ln75_35" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 232 'add' 'add_ln75_37' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 233 [1/1] (1.89ns)   --->   "%add_ln75_39 = add i32 %mul_ln75_35, %mul_ln75_36" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 233 'add' 'add_ln75_39' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (1.89ns)   --->   "%add_ln75_40 = add i32 %mul_ln75_37, %mul_ln75_38" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 234 'add' 'add_ln75_40' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_42 = add i32 %mul_ln75_39, %mul_ln75_40" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 235 'add' 'add_ln75_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 236 [1/1] (1.89ns)   --->   "%add_ln75_43 = add i32 %mul_ln75_41, %mul_ln75_42" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 236 'add' 'add_ln75_43' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_44 = add i32 %add_ln75_43, %add_ln75_42" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 237 'add' 'add_ln75_44' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_47 = add i32 %mul_ln75_43, %mul_ln75_44" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 238 'add' 'add_ln75_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (1.89ns)   --->   "%add_ln75_48 = add i32 %mul_ln75_45, %mul_ln75_46" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 239 'add' 'add_ln75_48' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_49 = add i32 %add_ln75_48, %add_ln75_47" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 240 'add' 'add_ln75_49' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_50 = add i32 %mul_ln75_47, %mul_ln75_48" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 241 'add' 'add_ln75_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (1.89ns)   --->   "%add_ln75_51 = add i32 %mul_ln75_49, %mul_ln75_50" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 242 'add' 'add_ln75_51' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_52 = add i32 %add_ln75_51, %add_ln75_50" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 243 'add' 'add_ln75_52' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 244 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_54 = add i32 %mul_ln75_51, %sub_ln75_3" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 244 'add' 'add_ln75_54' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 245 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln75_55 = add i32 %mul_ln75_52, %shl_ln75_7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 245 'add' 'add_ln75_55' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_57 = add i32 %mul_ln75_53, %mul_ln75_54" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 246 'add' 'add_ln75_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_58 = add i32 %mul_ln75_56, %mul_ln75_57" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 247 'add' 'add_ln75_58' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_59 = add i32 %add_ln75_58, %mul_ln75_55" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 248 'add' 'add_ln75_59' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_60 = add i32 %add_ln75_59, %add_ln75_57" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 249 'add' 'add_ln75_60' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.17>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_6 = add i32 %add_ln75_5, %add_ln75_2" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 250 'add' 'add_ln75_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_9 = add i32 %add_ln75_8, %add_ln75_7" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 251 'add' 'add_ln75_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_13 = add i32 %add_ln75_12, %add_ln75_9" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 252 'add' 'add_ln75_13' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 253 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_14 = add i32 %add_ln75_13, %add_ln75_6" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 253 'add' 'add_ln75_14' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_21 = add i32 %add_ln75_20, %add_ln75_17" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 254 'add' 'add_ln75_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_24 = add i32 %add_ln75_23, %add_ln75_22" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 255 'add' 'add_ln75_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_29 = add i32 %add_ln75_28, %add_ln75_24" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 256 'add' 'add_ln75_29' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_30 = add i32 %add_ln75_29, %add_ln75_21" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 257 'add' 'add_ln75_30' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_34 = add i32 %add_ln75_33, %add_ln75_32" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 258 'add' 'add_ln75_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_38 = add i32 %add_ln75_37, %add_ln75_34" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 259 'add' 'add_ln75_38' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_41 = add i32 %add_ln75_40, %add_ln75_39" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 260 'add' 'add_ln75_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_45 = add i32 %add_ln75_44, %add_ln75_41" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 261 'add' 'add_ln75_45' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_53 = add i32 %add_ln75_52, %add_ln75_49" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 262 'add' 'add_ln75_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_56 = add i32 %add_ln75_55, %add_ln75_54" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 263 'add' 'add_ln75_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_61 = add i32 %add_ln75_60, %add_ln75_56" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 264 'add' 'add_ln75_61' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 265 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_62 = add i32 %add_ln75_61, %add_ln75_53" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 265 'add' 'add_ln75_62' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.17>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str72, [1 x i8]* @p_str73, [1 x i8]* @p_str74, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str75, [11 x i8]* @ScalarProp_str)"   --->   Operation 266 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:62->../sources/up_conv.cpp:20]   --->   Operation 267 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_31 = add i32 %add_ln75_30, %add_ln75_14" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 268 'add' 'add_ln75_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_46 = add i32 %add_ln75_45, %add_ln75_38" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 269 'add' 'add_ln75_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_63 = add i32 %add_ln75_62, %add_ln75_46" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 270 'add' 'add_ln75_63' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln75_64 = add nsw i32 %add_ln75_63, %add_ln75_31" [../sources/up_conv.cpp:75->../sources/up_conv.cpp:20]   --->   Operation 271 'add' 'add_ln75_64' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "ret i32 %add_ln75_64" [../sources/up_conv.cpp:20]   --->   Operation 272 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'x' (../sources/up_conv.cpp:70) [66]  (3.4 ns)

 <State 2>: 7.05ns
The critical path consists of the following:
	'load' operation ('shift_reg_62_load', ../sources/up_conv.cpp:72->../sources/up_conv.cpp:20) on static variable 'shift_reg_62' [68]  (0 ns)
	'mul' operation ('mul_ln75', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [69]  (7.05 ns)

 <State 3>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln75_26', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [292]  (0 ns)
	'add' operation ('add_ln75_27', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [293]  (3.59 ns)
	'add' operation ('add_ln75_28', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [294]  (3.59 ns)

 <State 4>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln75_9', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [275]  (0 ns)
	'add' operation ('add_ln75_13', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [279]  (3.59 ns)
	'add' operation ('add_ln75_14', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [280]  (3.59 ns)

 <State 5>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln75_46', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [312]  (0 ns)
	'add' operation ('add_ln75_63', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [329]  (3.59 ns)
	'add' operation ('y', ../sources/up_conv.cpp:75->../sources/up_conv.cpp:20) [330]  (3.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
