// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_process_word_Pipeline_VITIS_LOOP_113_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln,
        word_buffer_m_offset,
        old_word_buffer_m_address0,
        old_word_buffer_m_ce0,
        old_word_buffer_m_q0,
        old_word_buffer_m_address1,
        old_word_buffer_m_ce1,
        old_word_buffer_m_q1,
        lb_address0,
        lb_ce0,
        lb_q0,
        rb_address0,
        rb_ce0,
        rb_q0,
        zext_ln125,
        line_buffer_m_2_address0,
        line_buffer_m_2_ce0,
        line_buffer_m_2_we0,
        line_buffer_m_2_d0,
        line_buffer_m_2_address1,
        line_buffer_m_2_ce1,
        line_buffer_m_2_we1,
        line_buffer_m_2_d1,
        add_ln114,
        last_wrd,
        word_buffer_m_address0,
        word_buffer_m_ce0,
        word_buffer_m_q0,
        word_buffer_m_address1,
        word_buffer_m_ce1,
        word_buffer_m_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] trunc_ln;
input  [0:0] word_buffer_m_offset;
output  [7:0] old_word_buffer_m_address0;
output   old_word_buffer_m_ce0;
input  [1:0] old_word_buffer_m_q0;
output  [7:0] old_word_buffer_m_address1;
output   old_word_buffer_m_ce1;
input  [1:0] old_word_buffer_m_q1;
output  [2:0] lb_address0;
output   lb_ce0;
input  [0:0] lb_q0;
output  [2:0] rb_address0;
output   rb_ce0;
input  [0:0] rb_q0;
input  [3:0] zext_ln125;
output  [7:0] line_buffer_m_2_address0;
output   line_buffer_m_2_ce0;
output   line_buffer_m_2_we0;
output  [1:0] line_buffer_m_2_d0;
output  [7:0] line_buffer_m_2_address1;
output   line_buffer_m_2_ce1;
output   line_buffer_m_2_we1;
output  [1:0] line_buffer_m_2_d1;
input  [5:0] add_ln114;
input  [0:0] last_wrd;
output  [7:0] word_buffer_m_address0;
output   word_buffer_m_ce0;
input  [1:0] word_buffer_m_q0;
output  [7:0] word_buffer_m_address1;
output   word_buffer_m_ce1;
input  [1:0] word_buffer_m_q1;

reg ap_idle;
reg[7:0] old_word_buffer_m_address0;
reg old_word_buffer_m_ce0;
reg[7:0] old_word_buffer_m_address1;
reg old_word_buffer_m_ce1;
reg[2:0] lb_address0;
reg lb_ce0;
reg[2:0] rb_address0;
reg rb_ce0;
reg[7:0] line_buffer_m_2_address0;
reg line_buffer_m_2_ce0;
reg line_buffer_m_2_we0;
reg[1:0] line_buffer_m_2_d0;
reg[7:0] line_buffer_m_2_address1;
reg line_buffer_m_2_ce1;
reg line_buffer_m_2_we1;
reg[1:0] line_buffer_m_2_d1;
reg[7:0] word_buffer_m_address0;
reg word_buffer_m_ce0;
reg[7:0] word_buffer_m_address1;
reg word_buffer_m_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln1027_reg_1025;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
reg   [1:0] storemerge6_reg_487;
reg   [1:0] reg_505;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_24_reg_1041;
wire   [0:0] last_wrd_read_reg_1020;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
reg   [1:0] reg_512;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] reg_519;
reg   [0:0] rb_load_1_reg_1122;
wire   [0:0] last_wrd_read_read_fu_96_p2;
wire   [0:0] icmp_ln1027_fu_548_p2;
reg   [0:0] icmp_ln1027_reg_1025_pp0_iter1_reg;
wire   [63:0] bank_V_cast_fu_560_p1;
reg   [63:0] bank_V_cast_reg_1029;
wire   [4:0] add_ln127_fu_570_p2;
reg   [4:0] add_ln127_reg_1035;
wire   [0:0] tmp_24_fu_590_p3;
reg   [0:0] tmp_24_reg_1041_pp0_iter1_reg;
wire   [7:0] add_ln125_1_fu_628_p2;
reg   [7:0] add_ln125_1_reg_1045;
wire   [7:0] add_ln118_7_fu_690_p2;
reg   [7:0] add_ln118_7_reg_1072;
wire   [2:0] rb_addr_gep_fu_189_p3;
wire   [7:0] add_ln127_1_fu_741_p2;
reg   [7:0] add_ln127_1_reg_1099;
reg   [0:0] rb_load_reg_1136;
reg   [7:0] line_buffer_m_2_addr_3_reg_1140;
reg   [7:0] line_buffer_m_2_addr_4_reg_1145;
reg   [1:0] old_word_buffer_m_load_9_reg_1170;
reg   [7:0] line_buffer_m_2_addr_5_reg_1175;
reg   [7:0] line_buffer_m_2_addr_6_reg_1180;
reg   [7:0] line_buffer_m_2_addr_7_reg_1185;
reg   [7:0] line_buffer_m_2_addr_8_reg_1210;
wire   [2:0] lb_addr_gep_fu_416_p3;
reg   [7:0] line_buffer_m_2_addr_1_reg_1250;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463;
wire   [1:0] ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475;
reg   [1:0] ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge6_reg_487;
reg   [1:0] ap_phi_reg_pp0_iter1_storemerge6_reg_487;
wire   [63:0] zext_ln125_3_fu_640_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln125_4_fu_651_p1;
wire   [63:0] zext_ln118_11_fu_702_p1;
wire   [63:0] zext_ln118_12_fu_713_p1;
wire   [63:0] zext_ln118_fu_753_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln125_5_fu_763_p1;
wire   [63:0] zext_ln125_6_fu_773_p1;
wire   [63:0] zext_ln118_13_fu_783_p1;
wire   [63:0] zext_ln118_14_fu_793_p1;
wire   [63:0] zext_ln118_1_fu_803_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln118_2_fu_813_p1;
wire   [63:0] zext_ln125_7_fu_823_p1;
wire   [63:0] zext_ln125_8_fu_833_p1;
wire   [63:0] zext_ln118_15_fu_843_p1;
wire   [63:0] zext_ln118_16_fu_853_p1;
wire   [63:0] zext_ln118_3_fu_863_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln118_4_fu_873_p1;
wire   [63:0] zext_ln118_5_fu_883_p1;
wire   [63:0] zext_ln125_9_fu_893_p1;
wire   [63:0] zext_ln125_10_fu_903_p1;
wire   [63:0] zext_ln118_17_fu_913_p1;
wire   [63:0] zext_ln118_18_fu_923_p1;
wire   [63:0] zext_ln118_6_fu_933_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln125_2_fu_938_p1;
wire   [63:0] zext_ln128_1_fu_947_p1;
wire   [63:0] zext_ln118_10_fu_952_p1;
wire   [63:0] zext_ln121_fu_961_p1;
wire   [63:0] zext_ln118_7_fu_971_p1;
wire   [63:0] zext_ln127_2_fu_976_p1;
wire   [63:0] zext_ln128_fu_985_p1;
reg   [3:0] bank_V_fu_92;
wire   [3:0] add_ln840_fu_554_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_bank_V_2;
wire   [1:0] select_ln127_fu_995_p3;
wire   [1:0] select_ln120_fu_1004_p3;
wire   [4:0] zext_ln125_cast_fu_536_p1;
wire   [4:0] zext_ln127_fu_566_p1;
wire   [2:0] lhs_fu_576_p1;
wire   [5:0] zext_ln186_fu_580_p1;
wire   [5:0] s_idx_V_fu_584_p2;
wire   [5:0] zext_ln125_cast2_fu_532_p1;
wire   [5:0] add_ln125_fu_598_p2;
wire   [4:0] trunc_ln125_fu_604_p1;
wire   [6:0] tmp_25_fu_616_p3;
wire   [7:0] p_shl4_fu_608_p3;
wire   [7:0] zext_ln125_1_fu_624_p1;
wire   [7:0] or_ln125_fu_634_p2;
wire   [7:0] add_ln125_2_fu_645_p2;
wire   [2:0] s_idx_V_cast_fu_656_p2;
wire   [6:0] tmp_9_fu_662_p4;
wire   [4:0] tmp_s_fu_676_p4;
wire   [7:0] zext_ln118_8_fu_672_p1;
wire   [7:0] zext_ln118_9_fu_686_p1;
wire   [7:0] or_ln118_1_fu_696_p2;
wire   [7:0] add_ln118_8_fu_707_p2;
wire   [5:0] tmp_fu_730_p3;
wire   [7:0] p_shl_fu_723_p3;
wire   [7:0] zext_ln127_1_fu_737_p1;
wire   [7:0] or_ln118_fu_747_p2;
wire   [7:0] add_ln125_3_fu_758_p2;
wire   [7:0] add_ln125_4_fu_768_p2;
wire   [7:0] add_ln118_9_fu_778_p2;
wire   [7:0] add_ln118_10_fu_788_p2;
wire   [7:0] add_ln118_fu_798_p2;
wire   [7:0] add_ln118_1_fu_808_p2;
wire   [7:0] add_ln125_5_fu_818_p2;
wire   [7:0] add_ln125_6_fu_828_p2;
wire   [7:0] add_ln118_11_fu_838_p2;
wire   [7:0] add_ln118_12_fu_848_p2;
wire   [7:0] add_ln118_2_fu_858_p2;
wire   [7:0] add_ln118_3_fu_868_p2;
wire   [7:0] add_ln118_4_fu_878_p2;
wire   [7:0] add_ln125_7_fu_888_p2;
wire   [7:0] add_ln125_8_fu_898_p2;
wire   [7:0] add_ln118_13_fu_908_p2;
wire   [7:0] add_ln118_14_fu_918_p2;
wire   [7:0] add_ln118_5_fu_928_p2;
wire   [7:0] add_ln128_1_fu_942_p2;
wire   [7:0] add_ln121_fu_956_p2;
wire   [7:0] add_ln118_6_fu_966_p2;
wire   [7:0] add_ln128_fu_980_p2;
wire   [0:0] or_ln127_fu_990_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_917;
reg    ap_condition_922;
reg    ap_condition_476;
reg    ap_condition_156;
reg    ap_condition_339;
reg    ap_condition_174;
reg    ap_condition_429;
reg    ap_condition_946;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_917)) begin
        if ((last_wrd_read_reg_1020 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439 <= 2'd0;
        end else if ((last_wrd_read_reg_1020 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439 <= word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_922)) begin
        if ((last_wrd_read_reg_1020 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451 <= 2'd0;
        end else if ((last_wrd_read_reg_1020 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451 <= word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_476)) begin
        if ((last_wrd_read_reg_1020 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463 <= 2'd0;
        end else if ((last_wrd_read_reg_1020 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463 <= word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_174)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= 2'd0;
        end else if ((1'b1 == ap_condition_156)) begin
            ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= word_buffer_m_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rb_load_1_reg_1122 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= word_buffer_m_q0;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rb_load_reg_1136 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= old_word_buffer_m_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= ap_phi_reg_pp0_iter0_storemerge6_reg_487;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_548_p2 == 1'd0))) begin
            bank_V_fu_92 <= add_ln840_fu_554_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            bank_V_fu_92 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        reg_505 <= word_buffer_m_q1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0))) begin
        reg_505 <= word_buffer_m_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1)))) begin
        reg_512 <= old_word_buffer_m_q1;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1)))) begin
        reg_512 <= old_word_buffer_m_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0))) begin
        reg_519 <= word_buffer_m_q1;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        reg_519 <= word_buffer_m_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_24_fu_590_p3 == 1'd1) & (icmp_ln1027_fu_548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln118_7_reg_1072[7 : 1] <= add_ln118_7_fu_690_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_24_fu_590_p3 == 1'd0) & (icmp_ln1027_fu_548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln125_1_reg_1045[7 : 1] <= add_ln125_1_fu_628_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln127_1_reg_1099[7 : 1] <= add_ln127_1_fu_741_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln127_reg_1035 <= add_ln127_fu_570_p2;
        bank_V_cast_reg_1029[3 : 0] <= bank_V_cast_fu_560_p1[3 : 0];
        tmp_24_reg_1041 <= s_idx_V_fu_584_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_reg_1025 <= icmp_ln1027_fu_548_p2;
        icmp_ln1027_reg_1025_pp0_iter1_reg <= icmp_ln1027_reg_1025;
        tmp_24_reg_1041_pp0_iter1_reg <= tmp_24_reg_1041;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_1025_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_buffer_m_2_addr_1_reg_1250[7 : 1] <= zext_ln128_fu_985_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        line_buffer_m_2_addr_3_reg_1140[7 : 1] <= zext_ln118_1_fu_803_p1[7 : 1];
        line_buffer_m_2_addr_4_reg_1145[7 : 1] <= zext_ln118_2_fu_813_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        line_buffer_m_2_addr_5_reg_1175[7 : 1] <= zext_ln118_3_fu_863_p1[7 : 1];
        line_buffer_m_2_addr_6_reg_1180[7 : 1] <= zext_ln118_4_fu_873_p1[7 : 1];
        line_buffer_m_2_addr_7_reg_1185[7 : 1] <= zext_ln118_5_fu_883_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        line_buffer_m_2_addr_8_reg_1210[7 : 1] <= zext_ln118_6_fu_933_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1))) begin
        old_word_buffer_m_load_9_reg_1170 <= old_word_buffer_m_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0))) begin
        rb_load_1_reg_1122 <= rb_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1))) begin
        rb_load_reg_1136 <= rb_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        storemerge6_reg_487 <= ap_phi_reg_pp0_iter1_storemerge6_reg_487;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1025 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_bank_V_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_bank_V_2 = bank_V_fu_92;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_429)) begin
        if (((icmp_ln1027_reg_1025 == 1'd0) & (tmp_24_reg_1041 == 1'd1))) begin
            lb_address0 = lb_addr_gep_fu_416_p3;
        end else if ((tmp_24_reg_1041 == 1'd0)) begin
            lb_address0 = bank_V_cast_reg_1029;
        end else begin
            lb_address0 = 'bx;
        end
    end else begin
        lb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)))) begin
        lb_ce0 = 1'b1;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        line_buffer_m_2_address0 = line_buffer_m_2_addr_1_reg_1250;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd1) & (icmp_ln1027_reg_1025_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buffer_m_2_address0 = zext_ln127_2_fu_976_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)))) begin
        line_buffer_m_2_address0 = zext_ln118_7_fu_971_p1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address0 = zext_ln118_6_fu_933_p1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_address0 = line_buffer_m_2_addr_7_reg_1185;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address0 = zext_ln118_5_fu_883_p1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_address0 = zext_ln118_3_fu_863_p1;
    end else begin
        line_buffer_m_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address1 = line_buffer_m_2_addr_5_reg_1175;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_address1 = line_buffer_m_2_addr_8_reg_1210;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address1 = line_buffer_m_2_addr_4_reg_1145;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_address1 = line_buffer_m_2_addr_6_reg_1180;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address1 = zext_ln118_4_fu_873_p1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_address1 = line_buffer_m_2_addr_3_reg_1140;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_address1 = zext_ln118_1_fu_803_p1;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_address1 = zext_ln118_2_fu_813_p1;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_address1 = zext_ln118_fu_753_p1;
    end else begin
        line_buffer_m_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd1) & (icmp_ln1027_reg_1025_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buffer_m_2_ce0 = 1'b1;
    end else begin
        line_buffer_m_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_ce1 = 1'b1;
    end else begin
        line_buffer_m_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        line_buffer_m_2_d0 = storemerge6_reg_487;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd1) & (icmp_ln1027_reg_1025_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_buffer_m_2_d0 = select_ln120_fu_1004_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_buffer_m_2_d0 = select_ln127_fu_995_p3;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_d0 = reg_512;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_d0 = ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_d0 = old_word_buffer_m_q1;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_d0 = ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_d0 = old_word_buffer_m_q0;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_d0 = ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451;
    end else begin
        line_buffer_m_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1))) begin
        line_buffer_m_2_d1 = old_word_buffer_m_load_9_reg_1170;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_d1 = reg_505;
    end else if (((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0))) begin
        line_buffer_m_2_d1 = ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1)))) begin
        line_buffer_m_2_d1 = reg_512;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1)))) begin
        line_buffer_m_2_d1 = old_word_buffer_m_q1;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_d1 = 2'd0;
    end else if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_d1 = word_buffer_m_q1;
    end else begin
        line_buffer_m_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd1) & (icmp_ln1027_reg_1025_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_24_reg_1041_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buffer_m_2_we0 = 1'b1;
    end else begin
        line_buffer_m_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd1)) | ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0)))) begin
        line_buffer_m_2_we1 = 1'b1;
    end else begin
        line_buffer_m_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            old_word_buffer_m_address0 = zext_ln121_fu_961_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            old_word_buffer_m_address0 = zext_ln118_18_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            old_word_buffer_m_address0 = zext_ln118_16_fu_853_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            old_word_buffer_m_address0 = zext_ln118_14_fu_793_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            old_word_buffer_m_address0 = zext_ln118_12_fu_713_p1;
        end else begin
            old_word_buffer_m_address0 = 'bx;
        end
    end else begin
        old_word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            old_word_buffer_m_address1 = zext_ln118_10_fu_952_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            old_word_buffer_m_address1 = zext_ln118_17_fu_913_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            old_word_buffer_m_address1 = zext_ln118_15_fu_843_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            old_word_buffer_m_address1 = zext_ln118_13_fu_783_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            old_word_buffer_m_address1 = zext_ln118_11_fu_702_p1;
        end else begin
            old_word_buffer_m_address1 = 'bx;
        end
    end else begin
        old_word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        old_word_buffer_m_ce0 = 1'b1;
    end else begin
        old_word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        old_word_buffer_m_ce1 = 1'b1;
    end else begin
        old_word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_946)) begin
        if ((tmp_24_fu_590_p3 == 1'd1)) begin
            rb_address0 = rb_addr_gep_fu_189_p3;
        end else if (((tmp_24_fu_590_p3 == 1'd0) & (last_wrd_read_read_fu_96_p2 == 1'd0))) begin
            rb_address0 = bank_V_cast_fu_560_p1;
        end else begin
            rb_address0 = 'bx;
        end
    end else begin
        rb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_24_fu_590_p3 == 1'd1) & (icmp_ln1027_fu_548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_24_fu_590_p3 == 1'd0) & (icmp_ln1027_fu_548_p2 == 1'd0) & (last_wrd_read_read_fu_96_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rb_ce0 = 1'b1;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            word_buffer_m_address0 = zext_ln128_1_fu_947_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            word_buffer_m_address0 = zext_ln125_10_fu_903_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            word_buffer_m_address0 = zext_ln125_8_fu_833_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            word_buffer_m_address0 = zext_ln125_6_fu_773_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            word_buffer_m_address0 = zext_ln125_4_fu_651_p1;
        end else begin
            word_buffer_m_address0 = 'bx;
        end
    end else begin
        word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            word_buffer_m_address1 = zext_ln125_2_fu_938_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            word_buffer_m_address1 = zext_ln125_9_fu_893_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            word_buffer_m_address1 = zext_ln125_7_fu_823_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            word_buffer_m_address1 = zext_ln125_5_fu_763_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            word_buffer_m_address1 = zext_ln125_3_fu_640_p1;
        end else begin
            word_buffer_m_address1 = 'bx;
        end
    end else begin
        word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        word_buffer_m_ce0 = 1'b1;
    end else begin
        word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        word_buffer_m_ce1 = 1'b1;
    end else begin
        word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_10_fu_788_p2 = (add_ln118_7_reg_1072 + 8'd4);

assign add_ln118_11_fu_838_p2 = (add_ln118_7_reg_1072 + 8'd5);

assign add_ln118_12_fu_848_p2 = (add_ln118_7_reg_1072 + 8'd6);

assign add_ln118_13_fu_908_p2 = (add_ln118_7_reg_1072 + 8'd7);

assign add_ln118_14_fu_918_p2 = (add_ln118_7_reg_1072 + 8'd8);

assign add_ln118_1_fu_808_p2 = (add_ln127_1_reg_1099 + 8'd3);

assign add_ln118_2_fu_858_p2 = (add_ln127_1_reg_1099 + 8'd4);

assign add_ln118_3_fu_868_p2 = (add_ln127_1_reg_1099 + 8'd5);

assign add_ln118_4_fu_878_p2 = (add_ln127_1_reg_1099 + 8'd6);

assign add_ln118_5_fu_928_p2 = (add_ln127_1_reg_1099 + 8'd7);

assign add_ln118_6_fu_966_p2 = (add_ln127_1_reg_1099 + 8'd8);

assign add_ln118_7_fu_690_p2 = (zext_ln118_8_fu_672_p1 + zext_ln118_9_fu_686_p1);

assign add_ln118_8_fu_707_p2 = (add_ln118_7_fu_690_p2 + 8'd2);

assign add_ln118_9_fu_778_p2 = (add_ln118_7_reg_1072 + 8'd3);

assign add_ln118_fu_798_p2 = (add_ln127_1_reg_1099 + 8'd2);

assign add_ln121_fu_956_p2 = (add_ln118_7_reg_1072 + 8'd9);

assign add_ln125_1_fu_628_p2 = (p_shl4_fu_608_p3 + zext_ln125_1_fu_624_p1);

assign add_ln125_2_fu_645_p2 = (add_ln125_1_fu_628_p2 + 8'd2);

assign add_ln125_3_fu_758_p2 = (add_ln125_1_reg_1045 + 8'd3);

assign add_ln125_4_fu_768_p2 = (add_ln125_1_reg_1045 + 8'd4);

assign add_ln125_5_fu_818_p2 = (add_ln125_1_reg_1045 + 8'd5);

assign add_ln125_6_fu_828_p2 = (add_ln125_1_reg_1045 + 8'd6);

assign add_ln125_7_fu_888_p2 = (add_ln125_1_reg_1045 + 8'd7);

assign add_ln125_8_fu_898_p2 = (add_ln125_1_reg_1045 + 8'd8);

assign add_ln125_fu_598_p2 = (zext_ln125_cast2_fu_532_p1 + s_idx_V_fu_584_p2);

assign add_ln127_1_fu_741_p2 = (p_shl_fu_723_p3 + zext_ln127_1_fu_737_p1);

assign add_ln127_fu_570_p2 = (zext_ln125_cast_fu_536_p1 + zext_ln127_fu_566_p1);

assign add_ln128_1_fu_942_p2 = (add_ln125_1_reg_1045 + 8'd9);

assign add_ln128_fu_980_p2 = (add_ln127_1_reg_1099 + 8'd9);

assign add_ln840_fu_554_p2 = (ap_sig_allocacmp_bank_V_2 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_156 = ((icmp_ln1027_reg_1025 == 1'd0) & (last_wrd_read_reg_1020 == 1'd0) & (tmp_24_reg_1041 == 1'd0));
end

always @ (*) begin
    ap_condition_174 = ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_339 = ((icmp_ln1027_reg_1025 == 1'd0) & (last_wrd_read_reg_1020 == 1'd1) & (tmp_24_reg_1041 == 1'd0));
end

always @ (*) begin
    ap_condition_429 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_476 = ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_24_reg_1041 == 1'd0));
end

always @ (*) begin
    ap_condition_917 = ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_24_reg_1041 == 1'd0));
end

always @ (*) begin
    ap_condition_922 = ((icmp_ln1027_reg_1025 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_24_reg_1041 == 1'd0));
end

always @ (*) begin
    ap_condition_946 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge6_reg_487 = 2'd0;

assign bank_V_cast_fu_560_p1 = ap_sig_allocacmp_bank_V_2;

assign icmp_ln1027_fu_548_p2 = ((ap_sig_allocacmp_bank_V_2 == 4'd8) ? 1'b1 : 1'b0);

assign last_wrd_read_read_fu_96_p2 = last_wrd;

assign last_wrd_read_reg_1020 = last_wrd;

assign lb_addr_gep_fu_416_p3 = bank_V_cast_reg_1029;

assign lhs_fu_576_p1 = ap_sig_allocacmp_bank_V_2[2:0];

assign or_ln118_1_fu_696_p2 = (8'd1 | add_ln118_7_fu_690_p2);

assign or_ln118_fu_747_p2 = (8'd1 | add_ln127_1_fu_741_p2);

assign or_ln125_fu_634_p2 = (8'd1 | add_ln125_1_fu_628_p2);

assign or_ln127_fu_990_p2 = (lb_q0 | last_wrd);

assign p_shl4_fu_608_p3 = {{trunc_ln125_fu_604_p1}, {3'd0}};

assign p_shl_fu_723_p3 = {{add_ln127_reg_1035}, {3'd0}};

assign rb_addr_gep_fu_189_p3 = bank_V_cast_fu_560_p1;

assign s_idx_V_cast_fu_656_p2 = (trunc_ln + lhs_fu_576_p1);

assign s_idx_V_fu_584_p2 = (add_ln114 + zext_ln186_fu_580_p1);

assign select_ln120_fu_1004_p3 = ((lb_q0[0:0] == 1'b1) ? 2'd0 : reg_512);

assign select_ln127_fu_995_p3 = ((or_ln127_fu_990_p2[0:0] == 1'b1) ? 2'd0 : reg_519);

assign tmp_24_fu_590_p3 = s_idx_V_fu_584_p2[32'd5];

assign tmp_25_fu_616_p3 = {{add_ln125_fu_598_p2}, {1'd0}};

assign tmp_9_fu_662_p4 = {{{word_buffer_m_offset}, {s_idx_V_cast_fu_656_p2}}, {3'd0}};

assign tmp_fu_730_p3 = {{add_ln127_reg_1035}, {1'd0}};

assign tmp_s_fu_676_p4 = {{{word_buffer_m_offset}, {s_idx_V_cast_fu_656_p2}}, {1'd0}};

assign trunc_ln125_fu_604_p1 = add_ln125_fu_598_p2[4:0];

assign zext_ln118_10_fu_952_p1 = add_ln118_7_reg_1072;

assign zext_ln118_11_fu_702_p1 = or_ln118_1_fu_696_p2;

assign zext_ln118_12_fu_713_p1 = add_ln118_8_fu_707_p2;

assign zext_ln118_13_fu_783_p1 = add_ln118_9_fu_778_p2;

assign zext_ln118_14_fu_793_p1 = add_ln118_10_fu_788_p2;

assign zext_ln118_15_fu_843_p1 = add_ln118_11_fu_838_p2;

assign zext_ln118_16_fu_853_p1 = add_ln118_12_fu_848_p2;

assign zext_ln118_17_fu_913_p1 = add_ln118_13_fu_908_p2;

assign zext_ln118_18_fu_923_p1 = add_ln118_14_fu_918_p2;

assign zext_ln118_1_fu_803_p1 = add_ln118_fu_798_p2;

assign zext_ln118_2_fu_813_p1 = add_ln118_1_fu_808_p2;

assign zext_ln118_3_fu_863_p1 = add_ln118_2_fu_858_p2;

assign zext_ln118_4_fu_873_p1 = add_ln118_3_fu_868_p2;

assign zext_ln118_5_fu_883_p1 = add_ln118_4_fu_878_p2;

assign zext_ln118_6_fu_933_p1 = add_ln118_5_fu_928_p2;

assign zext_ln118_7_fu_971_p1 = add_ln118_6_fu_966_p2;

assign zext_ln118_8_fu_672_p1 = tmp_9_fu_662_p4;

assign zext_ln118_9_fu_686_p1 = tmp_s_fu_676_p4;

assign zext_ln118_fu_753_p1 = or_ln118_fu_747_p2;

assign zext_ln121_fu_961_p1 = add_ln121_fu_956_p2;

assign zext_ln125_10_fu_903_p1 = add_ln125_8_fu_898_p2;

assign zext_ln125_1_fu_624_p1 = tmp_25_fu_616_p3;

assign zext_ln125_2_fu_938_p1 = add_ln125_1_reg_1045;

assign zext_ln125_3_fu_640_p1 = or_ln125_fu_634_p2;

assign zext_ln125_4_fu_651_p1 = add_ln125_2_fu_645_p2;

assign zext_ln125_5_fu_763_p1 = add_ln125_3_fu_758_p2;

assign zext_ln125_6_fu_773_p1 = add_ln125_4_fu_768_p2;

assign zext_ln125_7_fu_823_p1 = add_ln125_5_fu_818_p2;

assign zext_ln125_8_fu_833_p1 = add_ln125_6_fu_828_p2;

assign zext_ln125_9_fu_893_p1 = add_ln125_7_fu_888_p2;

assign zext_ln125_cast2_fu_532_p1 = zext_ln125;

assign zext_ln125_cast_fu_536_p1 = zext_ln125;

assign zext_ln127_1_fu_737_p1 = tmp_fu_730_p3;

assign zext_ln127_2_fu_976_p1 = add_ln127_1_reg_1099;

assign zext_ln127_fu_566_p1 = ap_sig_allocacmp_bank_V_2;

assign zext_ln128_1_fu_947_p1 = add_ln128_1_fu_942_p2;

assign zext_ln128_fu_985_p1 = add_ln128_fu_980_p2;

assign zext_ln186_fu_580_p1 = lhs_fu_576_p1;

always @ (posedge ap_clk) begin
    bank_V_cast_reg_1029[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln125_1_reg_1045[0] <= 1'b0;
    add_ln118_7_reg_1072[0] <= 1'b0;
    add_ln127_1_reg_1099[0] <= 1'b0;
    line_buffer_m_2_addr_3_reg_1140[0] <= 1'b0;
    line_buffer_m_2_addr_4_reg_1145[0] <= 1'b1;
    line_buffer_m_2_addr_5_reg_1175[0] <= 1'b0;
    line_buffer_m_2_addr_6_reg_1180[0] <= 1'b1;
    line_buffer_m_2_addr_7_reg_1185[0] <= 1'b0;
    line_buffer_m_2_addr_8_reg_1210[0] <= 1'b1;
    line_buffer_m_2_addr_1_reg_1250[0] <= 1'b1;
end

endmodule //top_process_word_Pipeline_VITIS_LOOP_113_1
