==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'src/top.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/common.hpp' to the project
INFO: [HLS 200-10] Adding design file 'src/parameters.hpp' to the project
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2032:28
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2722:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12785 ; free virtual = 109470
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12785 ; free virtual = 109469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (src/modules.hpp:1177) in function 'void AttentionMatmul<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:882) in function 'void AttentionMatmulReadA<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (src/modules.hpp:957) in function 'void AttentionMatmulReadB<config_t_attention_matmul_4>(hls::stream<dataword>&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >*, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::DATA_WIDTH> > (*) [2][FORWARD_REFERENCE::M])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:1089) in function 'void AttentionMatmulWrite<config_t_attention_matmul_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<FORWARD_REFERENCE::OUT_DATA_WIDTH> > (*) [2], hls::stream<dataword>&)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 825.059 ; gain = 128.000 ; free physical = 12859 ; free virtual = 109507
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/modules.hpp:2000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 889.824 ; gain = 192.766 ; free physical = 12754 ; free virtual = 109415
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1984) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1661) in function 'softmax_save_data<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (src/modules.hpp:1725) in function 'softmax_save_data<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1886) in function 'softmax_process_2<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (src/modules.hpp:1919) in function 'softmax_process_2<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1780) in function 'softmax_process_1<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1837) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1988) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1998) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1669) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1678) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1690) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1699) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1708) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (src/modules.hpp:1731) in function 'softmax_save_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1894) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1903) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1912) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (src/modules.hpp:1925) in function 'softmax_process_2<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1788) in function 'softmax_process_1<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1844) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'buffer.V' (src/modules.hpp:1651) accessed through non-constant indices on dimension 1 (src/modules.hpp:1681:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1651) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max.V' (src/modules.hpp:1646) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1647) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1649) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1768) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1769) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V.2' (src/modules.hpp:1770) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1771) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1873) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'buffer.V' (src/modules.hpp:1874) accessed through non-constant indices on dimension 1 (src/modules.hpp:1927:77), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1874) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:1977) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'AttentionMatmul<config_t_attention_matmul_4>', detected/extracted 7 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Softmax<config_t_softmax_4>130', detected/extracted 5 process function(s): 
	 'softmax_save_data<config_t_softmax_4>131'
	 'softmax_process_1<config_t_softmax_4>132'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>133'
	 'softmax_process_2<config_t_softmax_4>134'
	 'softmax_write_out<config_t_softmax_4>135'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 2 process function(s): 
	 'AttentionMatmul<config_t_attention_matmul_4>'
	 'Softmax<config_t_softmax_4>130'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:1981:25) in function 'softmax_write_out<config_t_softmax_4>135'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1734:77) to (src/modules.hpp:1725:27) in function 'softmax_save_data<config_t_softmax_4>131'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1837:30) to (src/modules.hpp:1837:24) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>133'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1083:82) to (src/modules.hpp:1097:3) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1128:70) to (src/modules.hpp:1128:64) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 1017.059 ; gain = 320.000 ; free physical = 11207 ; free virtual = 107936
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1981:27) in function 'softmax_write_out<config_t_softmax_4>135'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:1659:14) in function 'softmax_save_data<config_t_softmax_4>131' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:1884:14) in function 'softmax_process_2<config_t_softmax_4>134' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1778:14) in function 'softmax_process_1<config_t_softmax_4>132'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1835:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>133'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>135' to 'softmax_write_out135' (src/modules.hpp:1945:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_save_data<config_t_softmax_4>131' to 'softmax_save_data131' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_2<config_t_softmax_4>134' to 'softmax_process_2134' (src/modules.hpp:1880:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>132' to 'softmax_process_1132' (src/modules.hpp:1763:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>133' to 'softmax_QuantAct_1_c' (src/modules.hpp:1829:24)
WARNING: [XFORM 203-631] Renaming function 'Softmax<config_t_softmax_4>130' to 'Softmax130' (src/modules.hpp:2030:1)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:33)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:25)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>128' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>129' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmul<config_t_attention_matmul_4>' to 'AttentionMatmul' (src/modules.hpp:1156:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:09 ; elapsed = 00:03:47 . Memory (MB): peak = 1145.059 ; gain = 448.000 ; free physical = 9513 ; free virtual = 106285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.21 seconds; current allocated memory: 387.248 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 387.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 387.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 388.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 388.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 390.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 399.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 404.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.62 seconds; current allocated memory: 409.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.03 seconds; current allocated memory: 417.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 418.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 419.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 419.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 420.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 421.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 427.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_save_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 430.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 433.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 434.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 434.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 435.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 435.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 438.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 452.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.84 seconds; current allocated memory: 457.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 460.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 460.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 461.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 461.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 462.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 463.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 465.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 468.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_17ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 478.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
INFO: [HLS 200-111]  Elapsed time: 9.75 seconds; current allocated memory: 511.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 9.44 seconds; current allocated memory: 537.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 541.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmul'.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 551.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_save_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_save_data131'.
INFO: [HLS 200-111]  Elapsed time: 8.04 seconds; current allocated memory: 561.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1132'.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 573.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 575.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_32s_32ns_8_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_2134'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 579.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out135'.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 592.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax130'.
INFO: [HLS 200-111]  Elapsed time: 5.08 seconds; current allocated memory: 610.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_A' is changed to 'fifo_w512_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for kernel_4
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 611.627 MB.
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
==============================================================
File generated on Mon Feb 06 11:49:02 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Feb 07 10:43:33 EST 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
