library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity of 8bitregister is 
port (d   : in std_logic_vector (7 downto 0);
      preset : in std_logic;
      clear  : in std_logic;
      clk    : in std_logic;
      q      : out std_logic_vector(7 downto 0));
end 8bitregister;