# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/37a7/hdl/porttoportmapping_v1_0.v" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_porttoportmapping_v1_0_0_0/sim/design_static_bleacher_porttoportmapping_v1_0_0_0.v" \

sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1.sv" \

verilog xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/sim/design_static_bleacher.v" \
"../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/hdl/design_static_bleacher_wrapper.v" \

sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.srcs/sim_1/new/VIP_static_bleacher.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
