





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1914247.html">
    <link rel="next" href="rbint-1937489.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1914247.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1937489.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (intel Devices)  <span class="ngb">(Cont.)</span></span></span><br><span class="line"></span><br><span class="line"> 60h   BYTE    Serial Bus Specification release number</span><br><span class="line">       00h pre-release 1.0</span><br><span class="line">       10h Release 1.0</span><br><span class="line"> 61h  9 BYTEs  reserved</span><br><span class="line"> 6Ah   WORD    miscellaneous status (see #0923)</span><br><span class="line"> 6Ch 84 BYTEs  reserved</span><br><span class="line"> C0h   WORD    legacy support (see #0924)</span><br><span class="line"> C2h 62 BYTEs  reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0912,PORT xxxxh&#34;Intel 82371SB&#34;</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB top of memory register:</span><br><span class="line">Bit(s) Description (Table 0914)</span><br><span class="line"> 7-4   top of ISA memory (in megabytes, less 1; i.e. 0001 = 2M)</span><br><span class="line"> 3 ISA/DMA lower BIOS forwarding enable</span><br><span class="line"> 2 (82371SB) enable A000/B000 segment forwarding to PCI bus</span><br><span class="line"> 1 enable forwarding ISA/DMA 512K-640K region to PCI bus</span><br><span class="line"> 0 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0915</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB miscellaneous status register:</span><br><span class="line">Bit(s) Description (Table 0915)</span><br><span class="line"> 15    (82371SB) enable SERR# on delayed transaction</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 14-8  reserved</span><br><span class="line"> 7 (82371SB) NB Retry Enable</span><br><span class="line"> 6 (82371SB) EXTSMI# Mode Enable</span><br><span class="line">   allow special SERR# protocol between PCI bridge and 82371</span><br><span class="line"> 5 reserved</span><br><span class="line"> 4 (82371SB) enable USB</span><br><span class="line">   disable USB&#39;s master enable and I/O decode enable prior to</span><br><span class="line">    clearing this bit!</span><br><span class="line"> 3 reserved</span><br><span class="line"> 2 (82371FB) PCI Header Type Bit enable</span><br><span class="line">   =1 report multifunction device in PCI configuration header</span><br><span class="line"> 1 (82371FB) internal ISA DMA/external DMA Mode status (read-only)</span><br><span class="line">   =0 normal DMA operation</span><br><span class="line"> 0 (82371FB) ISA Clock Divisor status (read-only)</span><br><span class="line">   (82371SB) ISA Clock Divisor (read-write)</span><br><span class="line">   =1 SYSCLK clock divisor is 3</span><br><span class="line">   =0 SYSCLK clock divisor is 4</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0914</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB motherboard IRQ Route Control:</span><br><span class="line">Bit(s) Description (Table 0916)</span><br><span class="line"> 7 disable IRQ routing</span><br><span class="line"> 6 enable MIRQx/IRQx sharing</span><br><span class="line"> 5 (82371SB) enable IRQ0 output</span><br><span class="line"> 4 reserved (0)</span><br><span class="line"> 3-0   ISA IRQ number to which to route the PCI IRQ</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  IRQs 0-2, 8, and 13 are reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0914,#0917</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB motherboard DMA control:</span><br><span class="line">Bit(s) Description (Table 0917)</span><br><span class="line"> 7 type F and DMA buffer enable</span><br><span class="line"> 6-4   reserved</span><br><span class="line"> 3 (82371FB) disable motherboadr DMA channel</span><br><span class="line"> 2-0   DMA channel number</span><br><span class="line">   (82371FB) Type F and Motherboard DMA</span><br><span class="line">   (82371SB) Type F DMA</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0916</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/83271SB programmable chip select control register:</span><br><span class="line">Bit(s) Description (Table 0918)</span><br><span class="line"> 15-2  I/O address which will assert PCS# signal</span><br><span class="line"> 1-0   PCS address mask</span><br><span class="line">   00 four bytes</span><br><span class="line">   01 eight contiguous bytes</span><br><span class="line">   10 disabled</span><br><span class="line">   11 sixteen contiguous bytes</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0917,#0919</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371SB Deterministic Latency Control register:</span><br><span class="line">Bit(s) Description (Table 0919)</span><br><span class="line"> 7-4   reserved</span><br><span class="line"> 3 enable SERR# on delayed transaction timeout</span><br><span class="line"> 2 enable USB passive release</span><br><span class="line"> 1 enable passive release</span><br><span class="line"> 0 enable delayed transactions</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0918</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB SMI Control Register:</span><br><span class="line">Bit(s) Description (Table 0920)</span><br><span class="line"> 7-5   reserved</span><br><span class="line"> 4-3   Fast-Off Timer freeze/granularity selection</span><br><span class="line">   00 one minute granularity (assuming 33 MHz PCICLK)</span><br><span class="line">   01 disabled (frozen)</span><br><span class="line">   10 one PCICLK</span><br><span class="line">   11 one millisecond</span><br><span class="line"> 2 STPCLK# scaling enable</span><br><span class="line">   =1 enable Clock Scale bytes in PCI configuration space</span><br><span class="line"> 1 STPCLK# signal enable</span><br><span class="line">   =1 assert STPCLK# on read from PORT 00B2h</span><br><span class="line"> 0 SMI# Gate</span><br><span class="line">   =1 enable SMI# on system management interrupt</span><br><span class="line"></span><br><span class="line"><span class="ngb">Notes:</span> bit 1 is cleared either with an explicit write of 0 here, or by any</span><br><span class="line">     write to PORT 00B2h</span><br><span class="line">   bit 0 does not affect the recording of SMI events, so a pending SMI</span><br><span class="line">     will cause an immediate SMI# when the bit is set</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0875</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371FB/82371SB IDE timing modes:</span><br><span class="line">Bit(s) Description (Table 0921)</span><br><span class="line"> 15    IDE decode enable</span><br><span class="line"> 14    (82371SB) slave IDE timing register enable (see #0922)</span><br><span class="line"> 13-12 IORDY# sample point</span><br><span class="line">   00 five clocks after DIOx# assertion</span><br><span class="line">   01 four clocks</span><br><span class="line">   10 three clocks</span><br><span class="line">   11 two clocks</span><br><span class="line"> 11-10 reserved</span><br><span class="line"> 9-8   recovery time between IORDY# sample point and DIOx#</span><br><span class="line">   00 four clocks</span><br><span class="line">   01 three clocks</span><br><span class="line">   10 two clocks</span><br><span class="line">   11 one clock</span><br><span class="line"> 7 DMA timing enable only, drive 1</span><br><span class="line"> 6 prefetch and posting enable, drive 1</span><br><span class="line"> 5 IORDY# sample point enable drive select 1</span><br><span class="line"> 4 fast timing bank drive select 1</span><br><span class="line"> 3 DMA timing enable only, drive 0</span><br><span class="line"> 2 prefetch and posting enable, drive 0</span><br><span class="line"> 1 IORDY# sample point enable drive select 0</span><br><span class="line"> 0 fast timing bank drive select 0</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0912</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371SB slave IDE timing register:</span><br><span class="line">Bit(s) Description (Table 0922)</span><br><span class="line"> 7-6   secondary drive 1 IORDY# sample point</span><br><span class="line">   00 five clocks after DIOx# assertion</span><br><span class="line">   01 four clocks</span><br><span class="line">   10 three clocks</span><br><span class="line">   11 two clocks</span><br><span class="line"> 5-4   secondary drive 1 recovery time</span><br><span class="line">   00 four clocks</span><br><span class="line">   01 three clocks</span><br><span class="line">   10 two clocks</span><br><span class="line">   11 one clock</span><br><span class="line"> 3-2   primary drive 1 IORDY# sample point</span><br><span class="line"> 1-0   primary drive 1 recovery time</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0921</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371SB miscellaneous status:</span><br><span class="line">Bit(s) Description (Table 0923)</span><br><span class="line"> 15-1  reserved</span><br><span class="line"> 0 USB clock selection</span><br><span class="line">   =1 48 MHz</span><br><span class="line">   =0 24 MHz</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0913,#0924</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371SB legacy support register:</span><br><span class="line">Bit(s) Description (Table 0924)</span><br><span class="line"> 15    A20GATE pass-through sequence ended</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 14    reserved</span><br><span class="line"> 13    USB PIRQ enabled</span><br><span class="line"> 12    USR IRQ status (read-only)</span><br><span class="line"> 11    trap caused by write to PORT 0064h</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 10    trap caused by read from PORT 0064h</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 9 trap caused by write to PORT 0060h</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 8 trap caused by read from PORT 0060h</span><br><span class="line">   write 1 to clear this bit</span><br><span class="line"> 7 enable SMI at end of A20GATE Pass-Through</span><br><span class="line"> 6 A20GATE pass-through sequence in progress (read-only)</span><br><span class="line"> 5 enable A20GATE pass-through sequence</span><br><span class="line">   (write PORT 64h,D1h; write 60h,xxh; read 64h; write 64h,FFh)</span><br><span class="line"> 4 enable trap/SMI on USB IRQ</span><br><span class="line"> 3 enable trap/SMI on PORT 0064h write</span><br><span class="line"> 2 enable trap/SMI on PORT 0064h read</span><br><span class="line"> 1 enable trap/SMI on PORT 0060h write</span><br><span class="line"> 0 enable trap/SMI on PORT 0060h read</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0913,#0923</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration Data for Intel 82557:</span><br><span class="line">Offset Size    Description (Table 0925)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 8086h, device ID 1229h) (see #0793)</span><br><span class="line"> 10h   DWORD   base address of memory-mapped Control/Status Registers (4K)</span><br><span class="line">       (see #0926)</span><br><span class="line"> 14h   DWORD   base address of I/O-mapped Control/Status Registers (32 ports)</span><br><span class="line"> 18h   DWORD   base address of Flash memory (1M)</span><br><span class="line"> 40h 192 BYTEs unused</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0888</span><br><span class="line"></span><br><span class="line">Format of Intel 82557 Control/Status Registers:</span><br><span class="line">Offset Size    Description (Table 0926)</span><br><span class="line"> 00h   WORD    SCB status word</span><br><span class="line"> 02h   WORD    SCB command word</span><br><span class="line"> 04h   DWORD   SCB general pointer</span><br><span class="line"> 08h   DWORD   PORT</span><br><span class="line"> 0Ch   WORD    Flash control register</span><br><span class="line"> 0Eh   WORD    EEPROM control register</span><br><span class="line"> 10h   DWORD   MDI control register</span><br><span class="line"> 14h   DWORD   Early RCV Interrupt Rx byte count (RXBC) register</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  see 64434604.pdf for additional details</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0926</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration Data for Intel 82441FX:</span><br><span class="line">Offset Size    Description (Table 0927)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 8086h, device ID 1237h) (see #0793)</span><br><span class="line"> 40h 16 BYTEs  reserved</span><br><span class="line"> 50h   WORD    PMC Configuration (see #0928)</span><br><span class="line"> 52h   BYTE    deturbo counter control</span><br><span class="line">       when deturbo mode is selected (see PORT 0CF9h), the chipset</span><br><span class="line">         places a hold on the memory bus for a fraction of the</span><br><span class="line">         time inversely proportional to the value in this register</span><br><span class="line">         (i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)</span><br><span class="line"> 53h   BYTE    DBX buffer control (see #0929)</span><br><span class="line"> 54h   BYTE    auxiliary control (see #0930)</span><br><span class="line"> 55h   WORD    DRAM Row Type (see #0931)</span><br><span class="line"> 57h   BYTE    DRAM Control (see #0932)</span><br><span class="line"> 58h   BYTE    DRAM Timing (see #0933)</span><br><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br><span class="line"> 60h  8 BYTEs  DRAM Row Buondary registers 0-7</span><br><span class="line">       each register N indicates cumulative amount of memory in rows</span><br><span class="line">         0-N (each 64 bits wide), in 8M units</span><br><span class="line"> 68h   BYTE    Fixed DRAM Hole Control</span><br><span class="line"> 69h  7 BYTEs  reserved</span><br><span class="line"> 70h   BYTE    Multi-Transaction Timer</span><br><span class="line">       number of PCLKs guaranteed to the current agent before the</span><br><span class="line">         82441 will grant the bus to another PCI agent on request</span><br><span class="line"> 71h   BYTE    CPU Latency Timer (see #0934)</span><br><span class="line"> 72h   BYTE    System Management RAM control (see #0906)</span><br><span class="line"> 73h 29 BYTEs  reserved</span><br><span class="line"> 90h   BYTE    Error Command (see #0935)</span><br><span class="line"> 91h   BYTE    Error Status (see #0936)</span><br><span class="line"> 92h   BYTE    reserved</span><br><span class="line"> 93h   BYTE    Turbo Reset Control (see #0937)</span><br><span class="line"> 94h 108 BYTEs reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0888,#0892</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX PMC Configuration Register:</span><br><span class="line">Bit(s) Description (Table 0928)</span><br><span class="line"> 15    WSC Protocol Enable</span><br><span class="line"> 14    Row Select/Extra Copy select (read-only)</span><br><span class="line">   =1 pins on PMC configured as two additional row selects (6/7)</span><br><span class="line">   =0 extra copy of two lowest memory address bits enabled</span><br><span class="line"> 13-10 reserved</span><br><span class="line"> 9-8   host frequence select</span><br><span class="line">   00 reserved</span><br><span class="line">   01 60 MHz</span><br><span class="line">   10 66 MHz</span><br><span class="line">   11 reserved</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 ECC/Parity TEST enable</span><br><span class="line"> 5-4   DRAM Data Integrity Mode</span><br><span class="line">   00 no parity/ECC</span><br><span class="line">   01 parity generated and checked</span><br><span class="line">   10 ECC generated and checked, correction disabled</span><br><span class="line">   10 ECC generated and checked, correction enabled</span><br><span class="line"> 3 reserved</span><br><span class="line"> 2 In-Order Queue size (0=one, 1=four)</span><br><span class="line"> 1-0   reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0929</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX DBX buffer control register:</span><br><span class="line">Bit(s) Description (Table 0929)</span><br><span class="line"> 7 enable delayed transactions</span><br><span class="line"> 6 enable CPU-to-PCI IDE posting</span><br><span class="line"> 5 enable USWC Write Post during I/O Bridge access</span><br><span class="line"> 4 disable PCI Delayed Transaction timer</span><br><span class="line"> 3 enable CPU-to-PCI Write Post</span><br><span class="line"> 2 enable PCI-to-DRAM pipeline</span><br><span class="line"> 1 enable PCI Burst Write Combining</span><br><span class="line"> 0 enable Read-Around-Write</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0928</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX auxiliary control register:</span><br><span class="line">Bit(s) Description (Table 0930)</span><br><span class="line"> 7 enable RAS precharge</span><br><span class="line"> 6-2   reserved</span><br><span class="line"> 1 Lower Memory Address Buffer Set A</span><br><span class="line">   =0 8mA</span><br><span class="line">   =1 12mA</span><br><span class="line"> 0 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX DRAM Row Type register:</span><br><span class="line">Bit(s) Description (Table 0931)</span><br><span class="line"> 15-14 row 7 DRAM type</span><br><span class="line"> 13-12 row 6 DRAM type</span><br><span class="line"> 11-10 row 5 DRAM type</span><br><span class="line"> 9-8   row 4 DRAM type</span><br><span class="line"> 7-6   row 3 DRAM type</span><br><span class="line"> 5-4   row 2 DRAM type</span><br><span class="line"> 3-2   row 1 DRAM type</span><br><span class="line"> 1-0   row 0 DRAM type</span><br><span class="line">   00 fast page-mode DRAM</span><br><span class="line">   01 EDO DRAM</span><br><span class="line">   10 BEDO DRAM</span><br><span class="line">   11 empty row</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0932</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX DRAM Control register:</span><br><span class="line">Bit(s) Description (Table 0932)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 enable DRAM Refresh Queue</span><br><span class="line"> 5 enable DRAM EDO Auto-Detect Mode</span><br><span class="line"> 4 DRAM Refresh Type</span><br><span class="line">   =0 CAS before RAS</span><br><span class="line">   =1 RAS only</span><br><span class="line"> 3 reserved</span><br><span class="line"> 2-0   DRAM refresh rate</span><br><span class="line">   000 disabled</span><br><span class="line">   001 normal (as set by PMCCFG register)</span><br><span class="line">   01x reserved</span><br><span class="line">   1xx reserved</span><br><span class="line">   111 fast refresh (every 32 host clocks)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0931,#0933</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX DRAM Timing register:</span><br><span class="line">Bit(s) Description (Table 0933)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 enable WCBR Mode</span><br><span class="line"> 5-4   DRAM Read Burst Timing</span><br><span class="line">       BEDO    EDO FPM</span><br><span class="line">   00  x333    x444    x444</span><br><span class="line">   01  x222    x333    x444</span><br><span class="line">   10  x222    x222    x333</span><br><span class="line">   11  res.    res.    res.</span><br><span class="line"> 3-2   DRAM Write Burst Timing</span><br><span class="line">       (B)EDO  FPM</span><br><span class="line">   00  x444    x444</span><br><span class="line">   01  x333    x444</span><br><span class="line">   10  x333    x333</span><br><span class="line">   11  x222    x333</span><br><span class="line"> 1 RAS-to-CAS delay</span><br><span class="line">   =1 one clock</span><br><span class="line">   =0 zero clocks</span><br><span class="line"> 0 insert one MA Wait State</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0932</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX CPU Latency Timer register:</span><br><span class="line">Bit(s) Description (Table 0934)</span><br><span class="line"> 7-5   reserved</span><br><span class="line"> 4-0   snoop stall count value</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX Error Command register:</span><br><span class="line">Bit(s) Description (Table 0935)</span><br><span class="line"> 7-5   reserved</span><br><span class="line"> 4 enable SERR# on receiving Target Abort</span><br><span class="line"> 3 enable SERR# on PCI Parity Error (PERR#)</span><br><span class="line"> 2 reserved</span><br><span class="line"> 1 enable SERR# on receiving multiple-bit ECC/Parity error</span><br><span class="line"> 0 enable SERR# on receiving single-bit ECC error</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0936</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX Error Status register:</span><br><span class="line">Bit(s) Description (Table 0936)</span><br><span class="line"> 7-5   DRAM row causing first multi-bit error (read-only)</span><br><span class="line"> 4 multiple-bit uncorrectable error detected</span><br><span class="line">   write 1 to this bit to clear it</span><br><span class="line"> 3-1   DRAM row causing first single-bit error (read-only)</span><br><span class="line"> 0 single-bit correctable ECC error detected</span><br><span class="line">   write 1 to this bit to clear it</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0927,#0935</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82441FX Turbo Reset Control register:</span><br><span class="line">Bit(s) Description (Table 0937)</span><br><span class="line"> 7-4   reserved</span><br><span class="line"> 3 enable BIST on hard reset</span><br><span class="line"> 2 reset CPU</span><br><span class="line"> 1 reset mode</span><br><span class="line">   0 soft reset</span><br><span class="line"></span><br><span class="line"><span class="ngb">.NG limit reached, continued in next section...</span></span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

