{"vcs1":{"timestamp_begin":1742313549.917391116, "rt":1.46, "ut":0.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1742313551.461460300, "rt":0.80, "ut":0.27, "st":0.17}}
{"link":{"timestamp_begin":1742313552.345507889, "rt":0.37, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742313549.201771280}
{"VCS_COMP_START_TIME": 1742313549.201771280}
{"VCS_COMP_END_TIME": 1742313555.453982199}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215100}}
