Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan  6 11:33:24 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (816)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1596)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (816)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1596)
---------------------------------------------------
 There are 1596 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.339        0.000                      0                 3842        0.097        0.000                      0                 3842        3.000        0.000                       0                  1727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            25.007        0.000                      0                  542        0.213        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     1.099        0.000                      0                 1700        0.167        0.000                      0                 1700        4.500        0.000                       0                  1665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.339        0.000                      0                 3202        0.097        0.000                      0                 3202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.007ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 6.168ns (44.225%)  route 7.779ns (55.775%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[12])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           1.144    11.370    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.153    11.523 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=16, routed)          4.061    15.584    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.591    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 25.007    

Slack (MET) :             25.241ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.742ns  (logic 6.167ns (44.876%)  route 7.575ns (55.124%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.124    11.350    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.152    11.502 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          3.877    15.380    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferRight/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    40.621    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -15.380    
  -------------------------------------------------------------------
                         slack                                 25.241    

Slack (MET) :             25.329ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.654ns  (logic 6.167ns (45.165%)  route 7.487ns (54.835%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[6])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.183    11.409    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X57Y46         LUT4 (Prop_lut4_I1_O)        0.152    11.561 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          3.731    15.292    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferRight/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    40.621    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 25.329    

Slack (MET) :             25.350ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.609ns  (logic 6.168ns (45.323%)  route 7.441ns (54.677%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[12])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           1.144    11.370    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.153    11.523 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=16, routed)          3.723    15.246    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475    41.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.106    41.369    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.596    U_FrameBufferRight/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                 25.350    

Slack (MET) :             25.375ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.609ns  (logic 6.168ns (45.323%)  route 7.441ns (54.677%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[12])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           1.144    11.370    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.153    11.523 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=16, routed)          3.723    15.246    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferRight/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.622    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.622    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                 25.375    

Slack (MET) :             25.445ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 6.139ns (44.758%)  route 7.577ns (55.242%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[1])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.159    11.385    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.509 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          3.844    15.353    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.798    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 25.445    

Slack (MET) :             25.548ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 6.167ns (46.008%)  route 7.237ns (53.992%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.124    11.350    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.152    11.502 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          3.539    15.042    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    40.590    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.590    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                 25.548    

Slack (MET) :             25.561ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 6.167ns (46.008%)  route 7.237ns (53.992%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.124    11.350    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.152    11.502 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          3.539    15.042    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.106    41.377    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    40.603    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.603    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                 25.561    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 6.167ns (46.312%)  route 7.149ns (53.688%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[6])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.183    11.409    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X57Y46         LUT4 (Prop_lut4_I1_O)        0.152    11.561 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          3.393    14.954    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.470    
                         clock uncertainty           -0.106    41.364    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    40.590    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.590    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.649ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 6.167ns (46.312%)  route 7.149ns (53.688%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.637     1.637    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.419     2.056 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.660     3.716    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X58Y46         LUT5 (Prop_lut5_I3_O)        0.324     4.040 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.914     4.954    U_qvga_addr_decoder/D[7]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_D[7]_P[6])
                                                      5.272    10.226 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.183    11.409    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X57Y46         LUT4 (Prop_lut4_I1_O)        0.152    11.561 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          3.393    14.954    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.106    41.377    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    40.603    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.603    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 25.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.131     0.866    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X58Y44         LUT5 (Prop_lut5_I3_O)        0.045     0.911 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X58Y44         FDCE (Hold_fdce_C_D)         0.091     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.425%)  route 0.149ns (41.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.149     0.906    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.121     0.715    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.975%)  route 0.112ns (33.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.128     0.722 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=9, routed)           0.112     0.834    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X59Y44         LUT6 (Prop_lut6_I4_O)        0.099     0.933 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.933    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.092     0.686    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.522%)  route 0.201ns (51.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X53Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=8, routed)           0.201     0.907    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X55Y46         LUT5 (Prop_lut5_I4_O)        0.048     0.955 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.955    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X55Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.837     0.837    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X55Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X55Y46         FDCE (Hold_fdce_C_D)         0.105     0.708    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X53Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=8, routed)           0.181     0.887    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.042     0.929 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X53Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.837     0.837    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X53Y46         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X53Y46         FDCE (Hold_fdce_C_D)         0.105     0.671    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.723%)  route 0.196ns (51.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.196     0.930    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.045     0.975 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.975    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X58Y44         FDCE (Hold_fdce_C_D)         0.107     0.714    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190     0.925    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I3_O)        0.042     0.967 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.967    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.107     0.701    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.723%)  route 0.196ns (51.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.196     0.930    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X58Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.975 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.975    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X58Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X58Y44         FDCE (Hold_fdce_C_D)         0.092     0.699    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.197     0.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.000 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.000    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.121     0.715    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594     0.594    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     0.735 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190     0.925    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.970 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.970    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864     0.864    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X59Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.091     0.685    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y46     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[91][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.700ns (8.402%)  route 7.631ns (91.598%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.975    11.238    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.120    11.358 r  U_vga_controller/U_Pixel_Counter/mem_R[91][5]_i_1/O
                         net (fo=10, routed)          2.063    13.421    U_disparity_generator/mem_R_reg[91][1]_0[0]
    SLICE_X51Y96         FDRE                                         r  U_disparity_generator/mem_R_reg[91][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X51Y96         FDRE                                         r  U_disparity_generator/mem_R_reg[91][1]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y96         FDRE (Setup_fdre_C_CE)      -0.408    14.519    U_disparity_generator/mem_R_reg[91][1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.700ns (8.402%)  route 7.631ns (91.598%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.975    11.238    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.120    11.358 r  U_vga_controller/U_Pixel_Counter/mem_R[91][5]_i_1/O
                         net (fo=10, routed)          2.063    13.421    U_disparity_generator/mem_R_reg[91][1]_0[0]
    SLICE_X51Y96         FDRE                                         r  U_disparity_generator/mem_R_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X51Y96         FDRE                                         r  U_disparity_generator/mem_R_reg[91][3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y96         FDRE (Setup_fdre_C_CE)      -0.408    14.519    U_disparity_generator/mem_R_reg[91][3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[91][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.700ns (8.555%)  route 7.482ns (91.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.975    11.238    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.120    11.358 r  U_vga_controller/U_Pixel_Counter/mem_R[91][5]_i_1/O
                         net (fo=10, routed)          1.914    13.272    U_disparity_generator/mem_R_reg[91][1]_0[0]
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.408    14.519    U_disparity_generator/mem_R_reg[91][2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[91][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.700ns (8.555%)  route 7.482ns (91.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.975    11.238    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.120    11.358 r  U_vga_controller/U_Pixel_Counter/mem_R[91][5]_i_1/O
                         net (fo=10, routed)          1.914    13.272    U_disparity_generator/mem_R_reg[91][1]_0[0]
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][4]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.408    14.519    U_disparity_generator/mem_R_reg[91][4]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[91][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.700ns (8.555%)  route 7.482ns (91.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.975    11.238    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.120    11.358 r  U_vga_controller/U_Pixel_Counter/mem_R[91][5]_i_1/O
                         net (fo=10, routed)          1.914    13.272    U_disparity_generator/mem_R_reg[91][1]_0[0]
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X53Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[91][5]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.408    14.519    U_disparity_generator/mem_R_reg[91][5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[74][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 0.704ns (8.500%)  route 7.578ns (91.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.704    10.966    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I0_O)        0.124    11.090 r  U_vga_controller/U_Pixel_Counter/mem_R[74][5]_i_1/O
                         net (fo=10, routed)          2.282    13.372    U_disparity_generator/mem_R_reg[74][1]_0[0]
    SLICE_X40Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[74][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X40Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[74][3]/C
                         clock pessimism              0.180    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.890    U_disparity_generator/mem_R_reg[74][3]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[74][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 0.704ns (8.500%)  route 7.578ns (91.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.704    10.966    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I0_O)        0.124    11.090 r  U_vga_controller/U_Pixel_Counter/mem_R[74][5]_i_1/O
                         net (fo=10, routed)          2.282    13.372    U_disparity_generator/mem_R_reg[74][1]_0[0]
    SLICE_X40Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[74][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X40Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[74][4]/C
                         clock pessimism              0.180    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.890    U_disparity_generator/mem_R_reg[74][4]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[92][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.699ns (9.010%)  route 7.059ns (90.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.983    11.245    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.119    11.364 r  U_vga_controller/U_Pixel_Counter/mem_R[92][5]_i_1/O
                         net (fo=10, routed)          1.483    12.847    U_disparity_generator/mem_R_reg[92][1]_0[0]
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][1]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.514    U_disparity_generator/mem_R_reg[92][1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[92][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.699ns (9.010%)  route 7.059ns (90.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.983    11.245    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.119    11.364 r  U_vga_controller/U_Pixel_Counter/mem_R[92][5]_i_1/O
                         net (fo=10, routed)          1.483    12.847    U_disparity_generator/mem_R_reg[92][1]_0[0]
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.514    U_disparity_generator/mem_R_reg[92][2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[92][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.699ns (9.010%)  route 7.059ns (90.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.568     5.089    U_disparity_generator/clk
    SLICE_X47Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          4.593    10.138    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.262 r  U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2/O
                         net (fo=15, routed)          0.983    11.245    U_vga_controller/U_Pixel_Counter/mem_R[76][5]_i_2_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.119    11.364 r  U_vga_controller/U_Pixel_Counter/mem_R[92][5]_i_1/O
                         net (fo=10, routed)          1.483    12.847    U_disparity_generator/mem_R_reg[92][1]_0[0]
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X51Y95         FDRE                                         r  U_disparity_generator/mem_R_reg[92][3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y95         FDRE (Setup_fdre_C_CE)      -0.413    14.514    U_disparity_generator/mem_R_reg[92][3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  1.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.777%)  route 0.136ns (42.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.633     1.517    U_top_SCCB_L/U_SCCB/clk
    SLICE_X9Y125         FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.136     1.794    U_top_SCCB_L/U_SCCB/stop_counter_reg[0]
    SLICE_X10Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.839 r  U_top_SCCB_L/U_SCCB/stop_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_top_SCCB_L/U_SCCB/stop_counter_reg[1]_i_1_n_0
    SLICE_X10Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.905     2.033    U_top_SCCB_L/U_SCCB/clk
    SLICE_X10Y125        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]/C
                         clock pessimism             -0.482     1.551    
    SLICE_X10Y125        FDCE (Hold_fdce_C_D)         0.121     1.672    U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.634     1.518    U_top_SCCB_L/U_SCCB/clk
    SLICE_X9Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U_top_SCCB_L/U_SCCB/a_reg_reg/Q
                         net (fo=4, routed)           0.122     1.780    U_top_SCCB_L/U_SCCB/a_reg
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  U_top_SCCB_L/U_SCCB/p_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_top_SCCB_L/U_SCCB/p_1_in[9]
    SLICE_X8Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X8Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X8Y126         FDCE (Hold_fdce_C_D)         0.120     1.651    U_top_SCCB_L/U_SCCB/p_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.634     1.518    U_top_SCCB_L/U_SCCB/clk
    SLICE_X9Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U_top_SCCB_L/U_SCCB/a_reg_reg/Q
                         net (fo=4, routed)           0.126     1.784    U_top_SCCB_L/U_SCCB/a_reg
    SLICE_X8Y126         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U_top_SCCB_L/U_SCCB/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_top_SCCB_L/U_SCCB/p_1_in[0]
    SLICE_X8Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X8Y126         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[0]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X8Y126         FDCE (Hold_fdce_C_D)         0.121     1.652    U_top_SCCB_L/U_SCCB/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.429%)  route 0.106ns (33.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.636     1.520    U_top_SCCB_L/U_SCCB/clk
    SLICE_X12Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.106     1.789    U_top_SCCB_L/U_SCCB/counter_reg_reg[3]
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  U_top_SCCB_L/U_SCCB/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_top_SCCB_L/U_SCCB/p_0_in__0[5]
    SLICE_X13Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.907     2.035    U_top_SCCB_L/U_SCCB/clk
    SLICE_X13Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X13Y127        FDCE (Hold_fdce_C_D)         0.092     1.625    U_top_SCCB_L/U_SCCB/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.218%)  route 0.107ns (33.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.636     1.520    U_top_SCCB_L/U_SCCB/clk
    SLICE_X12Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.107     1.790    U_top_SCCB_L/U_SCCB/counter_reg_reg[3]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  U_top_SCCB_L/U_SCCB/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_top_SCCB_L/U_SCCB/p_0_in__0[4]
    SLICE_X13Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.907     2.035    U_top_SCCB_L/U_SCCB/clk
    SLICE_X13Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X13Y127        FDCE (Hold_fdce_C_D)         0.091     1.624    U_top_SCCB_L/U_SCCB/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.662     1.546    U_top_SCCB_R/U_SCCB/clk
    SLICE_X1Y124         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.131     1.818    U_top_SCCB_R/U_SCCB/counter_reg_reg[0]
    SLICE_X0Y124         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  U_top_SCCB_R/U_SCCB/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    U_top_SCCB_R/U_SCCB/p_0_in__0__0[4]
    SLICE_X0Y124         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.934     2.062    U_top_SCCB_R/U_SCCB/clk
    SLICE_X0Y124         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.092     1.651    U_top_SCCB_R/U_SCCB/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/sda_out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/sda_out_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.663     1.547    U_top_SCCB_R/U_SCCB/clk
    SLICE_X1Y123         FDCE                                         r  U_top_SCCB_R/U_SCCB/sda_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  U_top_SCCB_R/U_SCCB/sda_out_reg_reg/Q
                         net (fo=2, routed)           0.123     1.810    U_top_SCCB_R/U_SCCB/SDA_R_OBUF
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  U_top_SCCB_R/U_SCCB/sda_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    U_top_SCCB_R/U_SCCB/sda_out_reg_i_1__0_n_0
    SLICE_X1Y123         FDCE                                         r  U_top_SCCB_R/U_SCCB/sda_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.935     2.063    U_top_SCCB_R/U_SCCB/clk
    SLICE_X1Y123         FDCE                                         r  U_top_SCCB_R/U_SCCB/sda_out_reg_reg/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y123         FDCE (Hold_fdce_C_D)         0.092     1.639    U_top_SCCB_R/U_SCCB/sda_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.640%)  route 0.136ns (39.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.662     1.546    U_top_SCCB_R/U_SCCB/clk
    SLICE_X2Y125         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.164     1.710 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.136     1.845    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y125         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.934     2.062    U_top_SCCB_R/U_SCCB/clk
    SLICE_X2Y125         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.121     1.667    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.636     1.520    U_top_SCCB_L/U_SCCB/clk
    SLICE_X13Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.172     1.833    U_top_SCCB_L/U_SCCB/counter_reg_reg[5]
    SLICE_X12Y127        LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  U_top_SCCB_L/U_SCCB/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.878    U_top_SCCB_L/U_SCCB/p_0_in__0[6]
    SLICE_X12Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.907     2.035    U_top_SCCB_L/U_SCCB/clk
    SLICE_X12Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X12Y127        FDCE (Hold_fdce_C_D)         0.121     1.654    U_top_SCCB_L/U_SCCB/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.665     1.549    U_top_SCCB_R/U_SCCB/clk
    SLICE_X3Y128         FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/Q
                         net (fo=3, routed)           0.133     1.823    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[8]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  U_top_SCCB_R/U_SCCB/p_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    U_top_SCCB_R/U_SCCB/p_counter[8]_i_1__0_n_0
    SLICE_X3Y128         FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.938     2.066    U_top_SCCB_R/U_SCCB/clk
    SLICE_X3Y128         FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[8]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X3Y128         FDCE (Hold_fdce_C_D)         0.092     1.641    U_top_SCCB_R/U_SCCB/p_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y48   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y48   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y126   U_top_SCCB_L/U_SCCB/a_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y47   U_disparity_generator/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y126  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y127  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y127  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y127  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y127  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y126  U_top_SCCB_L/U_SCCB/scl_en_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y126   U_top_SCCB_L/U_SCCB/a_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y126   U_top_SCCB_L/U_SCCB/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y126   U_top_SCCB_L/U_SCCB/p_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y69   U_disparity_generator/mem_L_reg[10][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y69   U_disparity_generator/mem_L_reg[10][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y80   U_disparity_generator/mem_L_reg[111][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   U_disparity_generator/mem_L_reg[159][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y69   U_disparity_generator/mem_L_reg[159][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y47   U_disparity_generator/FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y125   U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y125   U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y125   U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y125   U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y124   U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y124   U_top_SCCB_R/U_SCCB/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y124   U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y124   U_top_SCCB_R/U_SCCB/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y124   U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[41][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.249ns (41.939%)  route 7.267ns (58.061%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.553    14.112    U_disparity_generator/D[4]
    SLICE_X13Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.615    14.956    U_disparity_generator/clk
    SLICE_X13Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[41][5]/C
                         clock pessimism              0.000    14.956    
                         clock uncertainty           -0.238    14.718    
    SLICE_X13Y103        FDRE (Setup_fdre_C_D)       -0.266    14.452    U_disparity_generator/mem_R_reg[41][5]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[44][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.459ns  (logic 5.249ns (42.130%)  route 7.210ns (57.870%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.496    14.055    U_disparity_generator/D[4]
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][5]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X20Y103        FDRE (Setup_fdre_C_D)       -0.306    14.410    U_disparity_generator/mem_R_reg[44][5]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[59][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.351ns  (logic 5.249ns (42.499%)  route 7.102ns (57.501%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.388    13.947    U_disparity_generator/D[4]
    SLICE_X23Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[59][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X23Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[59][5]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X23Y104        FDRE (Setup_fdre_C_D)       -0.272    14.444    U_disparity_generator/mem_R_reg[59][5]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 5.124ns (41.640%)  route 7.182ns (58.360%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.975 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.655    10.630    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.299    10.929 r  U_rgb2gray_R/mem_R[101][3]_i_4/O
                         net (fo=1, routed)           0.000    10.929    U_rgb2gray_R/mem_R[101][3]_i_4_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.281 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         2.621    13.902    U_disparity_generator/D[2]
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][3]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X20Y103        FDRE (Setup_fdre_C_D)       -0.287    14.429    U_disparity_generator/mem_R_reg[44][3]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[45][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.331ns  (logic 5.405ns (43.833%)  route 6.926ns (56.167%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.975 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.655    10.630    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.299    10.929 r  U_rgb2gray_R/mem_R[101][3]_i_4/O
                         net (fo=1, routed)           0.000    10.929    U_rgb2gray_R/mem_R[101][3]_i_4_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.327 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.336    U_rgb2gray_R/mem_R_reg[101][3]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.571 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/O[0]
                         net (fo=160, routed)         2.356    13.927    U_disparity_generator/D[3]
    SLICE_X22Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[45][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X22Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[45][4]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X22Y103        FDRE (Setup_fdre_C_D)       -0.250    14.466    U_disparity_generator/mem_R_reg[45][4]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[44][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.291ns  (logic 5.405ns (43.974%)  route 6.886ns (56.026%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.975 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.655    10.630    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.299    10.929 r  U_rgb2gray_R/mem_R[101][3]_i_4/O
                         net (fo=1, routed)           0.000    10.929    U_rgb2gray_R/mem_R[101][3]_i_4_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.327 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.336    U_rgb2gray_R/mem_R_reg[101][3]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.571 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/O[0]
                         net (fo=160, routed)         2.317    13.888    U_disparity_generator/D[3]
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X20Y103        FDRE                                         r  U_disparity_generator/mem_R_reg[44][4]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X20Y103        FDRE (Setup_fdre_C_D)       -0.250    14.466    U_disparity_generator/mem_R_reg[44][4]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[43][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 5.249ns (42.789%)  route 7.018ns (57.211%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.304    13.864    U_disparity_generator/D[4]
    SLICE_X20Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[43][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.613    14.954    U_disparity_generator/clk
    SLICE_X20Y105        FDRE                                         r  U_disparity_generator/mem_R_reg[43][5]/C
                         clock pessimism              0.000    14.954    
                         clock uncertainty           -0.238    14.716    
    SLICE_X20Y105        FDRE (Setup_fdre_C_D)       -0.274    14.442    U_disparity_generator/mem_R_reg[43][5]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 5.249ns (42.870%)  route 6.995ns (57.130%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.281    13.841    U_disparity_generator/D[4]
    SLICE_X26Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.612    14.953    U_disparity_generator/clk
    SLICE_X26Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[58][5]/C
                         clock pessimism              0.000    14.953    
                         clock uncertainty           -0.238    14.715    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)       -0.263    14.452    U_disparity_generator/mem_R_reg[58][5]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[42][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 5.405ns (44.138%)  route 6.841ns (55.862%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.975 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.655    10.630    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.299    10.929 r  U_rgb2gray_R/mem_R[101][3]_i_4/O
                         net (fo=1, routed)           0.000    10.929    U_rgb2gray_R/mem_R[101][3]_i_4_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.327 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.336    U_rgb2gray_R/mem_R_reg[101][3]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.571 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/O[0]
                         net (fo=160, routed)         2.271    13.842    U_disparity_generator/D[3]
    SLICE_X18Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.614    14.955    U_disparity_generator/clk
    SLICE_X18Y104        FDRE                                         r  U_disparity_generator/mem_R_reg[42][4]/C
                         clock pessimism              0.000    14.955    
                         clock uncertainty           -0.238    14.717    
    SLICE_X18Y104        FDRE (Setup_fdre_C_D)       -0.242    14.475    U_disparity_generator/mem_R_reg[42][4]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.164ns  (logic 5.249ns (43.151%)  route 6.915ns (56.849%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_9/DOBDO[0]
                         net (fo=11, routed)          2.361     6.412    U_FrameBufferRight/rData[9]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.536 r  U_FrameBufferRight/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.536    U_rgb2gray_R/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.144 r  U_rgb2gray_R/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.664     7.807    U_FrameBufferRight/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.335     8.142 r  U_FrameBufferRight/i___21_carry__0_i_2__0/O
                         net (fo=2, routed)           0.872     9.014    U_FrameBufferRight/mem_reg_0_10_1[1]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.332     9.346 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.744 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.753    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.808    10.801    U_rgb2gray_R/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    11.560 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         2.201    13.761    U_disparity_generator/D[4]
    SLICE_X13Y106        FDRE                                         r  U_disparity_generator/mem_R_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.615    14.956    U_disparity_generator/clk
    SLICE_X13Y106        FDRE                                         r  U_disparity_generator/mem_R_reg[42][5]/C
                         clock pessimism              0.000    14.956    
                         clock uncertainty           -0.238    14.718    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)       -0.310    14.408    U_disparity_generator/mem_R_reg[42][5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 2.156ns (51.227%)  route 2.053ns (48.773%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.053     4.890    U_rgb2gray_L/rData[1]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.100     4.990 r  U_rgb2gray_L/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.990    U_rgb2gray_L/mem_L[101][3]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.409 r  U_rgb2gray_L/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.409    U_rgb2gray_L/mem_L_reg[101][3]_i_7_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.501 r  U_rgb2gray_L/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    U_rgb2gray_L/mem_L_reg[101][3]_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.693 r  U_rgb2gray_L/mem_L_reg[101][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.693    U_disparity_generator/mem_L_reg[108][5]_0[1]
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.549     5.070    U_disparity_generator/clk
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.287     5.595    U_disparity_generator/mem_L_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 2.143ns (50.699%)  route 2.084ns (49.301%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        3.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.468     1.468    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.821 r  U_FrameBufferRight/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.566     4.387    U_FrameBufferRight/rData[7]
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.100     4.487 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.487    U_rgb2gray_R/mem_R_reg[143][3]_0[2]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     4.756 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.518     5.274    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_4
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.247     5.521 r  U_rgb2gray_R/mem_R[101][3]_i_5/O
                         net (fo=1, routed)           0.000     5.521    U_rgb2gray_R/mem_R[101][3]_i_5_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.695 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.695    U_disparity_generator/D[0]
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.534     5.055    U_disparity_generator/clk
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.287     5.580    U_disparity_generator/mem_R_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 2.156ns (51.041%)  route 2.068ns (48.959%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.068     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_R[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_R[101][3]_i_16_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_R_reg[101][3]_i_7_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_R_reg[101][3]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.699 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.699    U_disparity_generator/D[1]
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.534     5.055    U_disparity_generator/clk
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.287     5.580    U_disparity_generator/mem_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.206ns (51.799%)  route 2.053ns (48.201%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.053     4.890    U_rgb2gray_L/rData[1]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.100     4.990 r  U_rgb2gray_L/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.990    U_rgb2gray_L/mem_L[101][3]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.409 r  U_rgb2gray_L/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.409    U_rgb2gray_L/mem_L_reg[101][3]_i_7_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.501 r  U_rgb2gray_L/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    U_rgb2gray_L/mem_L_reg[101][3]_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.593 r  U_rgb2gray_L/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.593    U_rgb2gray_L/mem_L_reg[101][3]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.743 r  U_rgb2gray_L/mem_L_reg[101][5]_i_1/O[0]
                         net (fo=160, routed)         0.000     5.743    U_disparity_generator/mem_L_reg[108][5]_0[3]
    SLICE_X39Y63         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.548     5.069    U_disparity_generator/clk
    SLICE_X39Y63         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.238     5.307    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.287     5.594    U_disparity_generator/mem_L_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           5.743    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 2.181ns (51.515%)  route 2.053ns (48.485%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.053     4.890    U_rgb2gray_L/rData[1]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.100     4.990 r  U_rgb2gray_L/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.990    U_rgb2gray_L/mem_L[101][3]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.409 r  U_rgb2gray_L/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.409    U_rgb2gray_L/mem_L_reg[101][3]_i_7_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.501 r  U_rgb2gray_L/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    U_rgb2gray_L/mem_L_reg[101][3]_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.593 r  U_rgb2gray_L/mem_L_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.593    U_rgb2gray_L/mem_L_reg[101][3]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.718 r  U_rgb2gray_L/mem_L_reg[101][5]_i_1/CO[1]
                         net (fo=160, routed)         0.000     5.718    U_disparity_generator/mem_L_reg[108][5]_0[4]
    SLICE_X39Y63         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.548     5.069    U_disparity_generator/clk
    SLICE_X39Y63         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.238     5.307    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.259     5.566    U_disparity_generator/mem_L_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.214ns (51.890%)  route 2.053ns (48.110%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.053     4.890    U_rgb2gray_L/rData[1]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.100     4.990 r  U_rgb2gray_L/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.990    U_rgb2gray_L/mem_L[101][3]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.409 r  U_rgb2gray_L/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.409    U_rgb2gray_L/mem_L_reg[101][3]_i_7_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.501 r  U_rgb2gray_L/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    U_rgb2gray_L/mem_L_reg[101][3]_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.751 r  U_rgb2gray_L/mem_L_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.751    U_disparity_generator/mem_L_reg[108][5]_0[2]
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.549     5.070    U_disparity_generator/clk
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.287     5.595    U_disparity_generator/mem_L_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 2.233ns (52.103%)  route 2.053ns (47.897%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.053     4.890    U_rgb2gray_L/rData[1]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.100     4.990 r  U_rgb2gray_L/mem_L[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.990    U_rgb2gray_L/mem_L[101][3]_i_16_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.409 r  U_rgb2gray_L/mem_L_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.409    U_rgb2gray_L/mem_L_reg[101][3]_i_7_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.501 r  U_rgb2gray_L/mem_L_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    U_rgb2gray_L/mem_L_reg[101][3]_i_2_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.770 r  U_rgb2gray_L/mem_L_reg[101][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.770    U_disparity_generator/mem_L_reg[108][5]_0[0]
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.549     5.070    U_disparity_generator/clk
    SLICE_X39Y62         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.287     5.595    U_disparity_generator/mem_L_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.770    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 2.214ns (51.704%)  route 2.068ns (48.296%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.068     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_R[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_R[101][3]_i_16_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_R_reg[101][3]_i_7_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_R_reg[101][3]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.757 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.757    U_disparity_generator/D[2]
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.534     5.055    U_disparity_generator/clk
    SLICE_X43Y74         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.287     5.580    U_disparity_generator/mem_R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.206ns (51.505%)  route 2.077ns (48.495%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.068     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_R[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_R[101][3]_i_16_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_R_reg[101][3]_i_7_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_R_reg[101][3]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.608    U_rgb2gray_R/mem_R_reg[101][3]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.758 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.758    U_disparity_generator/D[3]
    SLICE_X43Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.534     5.055    U_disparity_generator/clk
    SLICE_X43Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.287     5.580    U_disparity_generator/mem_R_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 2.181ns (51.220%)  route 2.077ns (48.780%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferRight/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.068     4.896    U_rgb2gray_R/buffer2[1]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.996 r  U_rgb2gray_R/mem_R[101][3]_i_16/O
                         net (fo=1, routed)           0.000     4.996    U_rgb2gray_R/mem_R[101][3]_i_16_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.415 r  U_rgb2gray_R/mem_R_reg[101][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.415    U_rgb2gray_R/mem_R_reg[101][3]_i_7_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.507 r  U_rgb2gray_R/mem_R_reg[101][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.507    U_rgb2gray_R/mem_R_reg[101][3]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  U_rgb2gray_R/mem_R_reg[101][3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.608    U_rgb2gray_R/mem_R_reg[101][3]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.733 r  U_rgb2gray_R/mem_R_reg[101][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.733    U_disparity_generator/D[4]
    SLICE_X43Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.534     5.055    U_disparity_generator/clk
    SLICE_X43Y75         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.259     5.552    U_disparity_generator/mem_R_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  0.181    





