Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 11 15:08:01 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.687        0.000                      0                 4762        0.106        0.000                      0                 4762        3.500        0.000                       0                  3196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.687        0.000                      0                 4762        0.106        0.000                      0                 4762        3.500        0.000                       0                  3196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.819ns (29.111%)  route 4.430ns (70.889%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.752     8.736    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.731     9.591    MP_ADDER_INST/regResult[507]_i_5_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     9.880    MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.665    10.669    MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.152    10.821 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.550    11.371    MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X93Y137        LUT5 (Prop_lut5_I0_O)        0.321    11.692 r  MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.267    11.958    MP_ADDER_INST/ripple_carry_inst/w_ocarry_11
    SLICE_X93Y137        LUT3 (Prop_lut3_I0_O)        0.332    12.290 r  MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    12.290    MP_ADDER_INST/result[12]
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.776    13.541    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.441    13.982    
                         clock uncertainty           -0.035    13.946    
    SLICE_X93Y137        FDRE (Setup_fdre_C_D)        0.031    13.977    MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.815ns (29.065%)  route 4.430ns (70.935%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.752     8.736    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.731     9.591    MP_ADDER_INST/regResult[507]_i_5_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     9.880    MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.665    10.669    MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.152    10.821 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.550    11.371    MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X93Y137        LUT5 (Prop_lut5_I0_O)        0.321    11.692 r  MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.267    11.958    MP_ADDER_INST/ripple_carry_inst/w_ocarry_11
    SLICE_X93Y137        LUT5 (Prop_lut5_I2_O)        0.328    12.286 r  MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    12.286    MP_ADDER_INST/result[13]
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.776    13.541    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.441    13.982    
                         clock uncertainty           -0.035    13.946    
    SLICE_X93Y137        FDRE (Setup_fdre_C_D)        0.075    14.021    MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.386ns (22.945%)  route 4.654ns (77.055%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.752     8.736    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.731     9.591    MP_ADDER_INST/regResult[507]_i_5_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.160     9.875    MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X93Y135        LUT6 (Prop_lut6_I5_O)        0.124     9.999 r  MP_ADDER_INST/regResult[511]_i_6/O
                         net (fo=1, routed)           0.289    10.288    MP_ADDER_INST/regResult[511]_i_6_n_0
    SLICE_X93Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  MP_ADDER_INST/regResult[511]_i_5/O
                         net (fo=2, routed)           0.445    10.857    MP_ADDER_INST/ripple_carry_inst/w_ocarry_10
    SLICE_X93Y136        LUT5 (Prop_lut5_I0_O)        0.124    10.981 r  MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=1, routed)           0.598    11.579    MP_ADDER_INST/ripple_carry_inst/w_ocarry_12
    SLICE_X92Y136        LUT5 (Prop_lut5_I2_O)        0.124    11.703 r  MP_ADDER_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.379    12.082    MP_ADDER_INST/result[14]
    SLICE_X92Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.775    13.540    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X92Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[510]/C
                         clock pessimism              0.441    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X92Y136        FDRE (Setup_fdre_C_D)       -0.016    13.929    MP_ADDER_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.931ns (31.995%)  route 4.104ns (68.005%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.738     8.723    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.847 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.618     9.464    MP_ADDER_INST/ripple_carry_inst/w_ocarry_2
    SLICE_X92Y135        LUT5 (Prop_lut5_I0_O)        0.119     9.583 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.587    10.170    MP_ADDER_INST/ripple_carry_inst/w_ocarry_4
    SLICE_X92Y134        LUT5 (Prop_lut5_I0_O)        0.348    10.518 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.305    10.823    MP_ADDER_INST/ripple_carry_inst/w_ocarry_6
    SLICE_X92Y134        LUT5 (Prop_lut5_I0_O)        0.343    11.166 r  MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.556    11.722    MP_ADDER_INST/ripple_carry_inst/w_ocarry_8
    SLICE_X93Y136        LUT3 (Prop_lut3_I0_O)        0.355    12.077 r  MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    12.077    MP_ADDER_INST/result[9]
    SLICE_X93Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.775    13.540    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.441    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X93Y136        FDRE (Setup_fdre_C_D)        0.029    13.974    MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.925ns (31.927%)  route 4.104ns (68.073%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.738     8.723    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.847 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.618     9.464    MP_ADDER_INST/ripple_carry_inst/w_ocarry_2
    SLICE_X92Y135        LUT5 (Prop_lut5_I0_O)        0.119     9.583 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.587    10.170    MP_ADDER_INST/ripple_carry_inst/w_ocarry_4
    SLICE_X92Y134        LUT5 (Prop_lut5_I0_O)        0.348    10.518 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.305    10.823    MP_ADDER_INST/ripple_carry_inst/w_ocarry_6
    SLICE_X92Y134        LUT5 (Prop_lut5_I0_O)        0.343    11.166 r  MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.556    11.722    MP_ADDER_INST/ripple_carry_inst/w_ocarry_8
    SLICE_X93Y136        LUT5 (Prop_lut5_I2_O)        0.349    12.071 r  MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    12.071    MP_ADDER_INST/result[10]
    SLICE_X93Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.775    13.540    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y136        FDRE                                         r  MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.441    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X93Y136        FDRE (Setup_fdre_C_D)        0.075    14.020    MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.492ns (26.384%)  route 4.163ns (73.616%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.752     8.736    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.731     9.591    MP_ADDER_INST/regResult[507]_i_5_n_0
    SLICE_X93Y135        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     9.880    MP_ADDER_INST/ripple_carry_inst/w_ocarry_5
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.665    10.669    MP_ADDER_INST/ripple_carry_inst/w_ocarry_7
    SLICE_X93Y135        LUT5 (Prop_lut5_I0_O)        0.152    10.821 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.550    11.371    MP_ADDER_INST/ripple_carry_inst/w_ocarry_9
    SLICE_X93Y137        LUT5 (Prop_lut5_I2_O)        0.326    11.697 r  MP_ADDER_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.000    11.697    MP_ADDER_INST/result[11]
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.776    13.541    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y137        FDRE                                         r  MP_ADDER_INST/regResult_reg[507]/C
                         clock pessimism              0.441    13.982    
                         clock uncertainty           -0.035    13.946    
    SLICE_X93Y137        FDRE (Setup_fdre_C_D)        0.031    13.977    MP_ADDER_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.581ns (28.951%)  route 3.880ns (71.049%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.968     6.042    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y132        FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.301     7.861    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I1_O)        0.124     7.985 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.738     8.723    MP_ADDER_INST/ripple_carry_inst/w_ocarry_0
    SLICE_X94Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.847 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.618     9.464    MP_ADDER_INST/ripple_carry_inst/w_ocarry_2
    SLICE_X92Y135        LUT5 (Prop_lut5_I0_O)        0.119     9.583 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.587    10.170    MP_ADDER_INST/ripple_carry_inst/w_ocarry_4
    SLICE_X92Y134        LUT5 (Prop_lut5_I0_O)        0.348    10.518 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.305    10.823    MP_ADDER_INST/ripple_carry_inst/w_ocarry_6
    SLICE_X92Y134        LUT5 (Prop_lut5_I2_O)        0.348    11.171 r  MP_ADDER_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.332    11.503    MP_ADDER_INST/result[8]
    SLICE_X92Y134        FDRE                                         r  MP_ADDER_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.774    13.539    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X92Y134        FDRE                                         r  MP_ADDER_INST/regResult_reg[504]/C
                         clock pessimism              0.441    13.980    
                         clock uncertainty           -0.035    13.944    
    SLICE_X92Y134        FDRE (Setup_fdre_C_D)       -0.045    13.899    MP_ADDER_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[161]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.084ns (21.740%)  route 3.902ns (78.260%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 13.479 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X93Y139        FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.456     6.503 f  rCnt_reg[0]/Q
                         net (fo=7, routed)           0.979     7.481    rCnt_reg_n_0_[0]
    SLICE_X93Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.605 f  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=4, routed)           0.651     8.256    UART_TX_INST/rTxStart_reg
    SLICE_X94Y140        LUT4 (Prop_lut4_I0_O)        0.149     8.405 r  UART_TX_INST/rCnt[0]_i_2/O
                         net (fo=14, routed)          0.683     9.088    MP_ADDER_INST/rFSM1
    SLICE_X92Y140        LUT5 (Prop_lut5_I1_O)        0.355     9.443 r  MP_ADDER_INST/rResult[512]_i_1/O
                         net (fo=513, routed)         1.590    11.033    rResult
    SLICE_X64Y142        FDRE                                         r  rResult_reg[161]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.714    13.479    iClk_IBUF_BUFG
    SLICE_X64Y142        FDRE                                         r  rResult_reg[161]/C
                         clock pessimism              0.441    13.920    
                         clock uncertainty           -0.035    13.884    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    13.679    rResult_reg[161]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[169]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.084ns (21.740%)  route 3.902ns (78.260%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 13.479 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X93Y139        FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.456     6.503 f  rCnt_reg[0]/Q
                         net (fo=7, routed)           0.979     7.481    rCnt_reg_n_0_[0]
    SLICE_X93Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.605 f  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=4, routed)           0.651     8.256    UART_TX_INST/rTxStart_reg
    SLICE_X94Y140        LUT4 (Prop_lut4_I0_O)        0.149     8.405 r  UART_TX_INST/rCnt[0]_i_2/O
                         net (fo=14, routed)          0.683     9.088    MP_ADDER_INST/rFSM1
    SLICE_X92Y140        LUT5 (Prop_lut5_I1_O)        0.355     9.443 r  MP_ADDER_INST/rResult[512]_i_1/O
                         net (fo=513, routed)         1.590    11.033    rResult
    SLICE_X64Y142        FDRE                                         r  rResult_reg[169]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.714    13.479    iClk_IBUF_BUFG
    SLICE_X64Y142        FDRE                                         r  rResult_reg[169]/C
                         clock pessimism              0.441    13.920    
                         clock uncertainty           -0.035    13.884    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    13.679    rResult_reg[169]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 rCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[177]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.084ns (21.740%)  route 3.902ns (78.260%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 13.479 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X93Y139        FDRE                                         r  rCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.456     6.503 f  rCnt_reg[0]/Q
                         net (fo=7, routed)           0.979     7.481    rCnt_reg_n_0_[0]
    SLICE_X93Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.605 f  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=4, routed)           0.651     8.256    UART_TX_INST/rTxStart_reg
    SLICE_X94Y140        LUT4 (Prop_lut4_I0_O)        0.149     8.405 r  UART_TX_INST/rCnt[0]_i_2/O
                         net (fo=14, routed)          0.683     9.088    MP_ADDER_INST/rFSM1
    SLICE_X92Y140        LUT5 (Prop_lut5_I1_O)        0.355     9.443 r  MP_ADDER_INST/rResult[512]_i_1/O
                         net (fo=513, routed)         1.590    11.033    rResult
    SLICE_X64Y142        FDRE                                         r  rResult_reg[177]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        1.714    13.479    iClk_IBUF_BUFG
    SLICE_X64Y142        FDRE                                         r  rResult_reg[177]/C
                         clock pessimism              0.441    13.920    
                         clock uncertainty           -0.035    13.884    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    13.679    rResult_reg[177]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.678     1.765    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y127        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  MP_ADDER_INST/regB_Q_reg[353]/Q
                         net (fo=1, routed)           0.054     1.960    MP_ADDER_INST/regB_Q__0[353]
    SLICE_X90Y127        LUT5 (Prop_lut5_I3_O)        0.045     2.005 r  MP_ADDER_INST/regB_Q[337]_i_1/O
                         net (fo=1, routed)           0.000     2.005    MP_ADDER_INST/muxB_Out[337]
    SLICE_X90Y127        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.949     2.291    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X90Y127        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[337]/C
                         clock pessimism             -0.514     1.778    
    SLICE_X90Y127        FDRE (Hold_fdre_C_D)         0.121     1.899    MP_ADDER_INST/regB_Q_reg[337]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.684     1.771    iClk_IBUF_BUFG
    SLICE_X103Y132       FDRE                                         r  rA_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141     1.912 r  rA_reg[124]/Q
                         net (fo=2, routed)           0.065     1.977    MP_ADDER_INST/regA_Q_reg[511]_0[124]
    SLICE_X102Y132       LUT5 (Prop_lut5_I4_O)        0.045     2.022 r  MP_ADDER_INST/regA_Q[124]_i_1/O
                         net (fo=1, routed)           0.000     2.022    MP_ADDER_INST/muxA_Out[124]
    SLICE_X102Y132       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.956     2.298    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X102Y132       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[124]/C
                         clock pessimism             -0.515     1.784    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.121     1.905    MP_ADDER_INST/regA_Q_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.690     1.777    iClk_IBUF_BUFG
    SLICE_X101Y144       FDRE                                         r  rA_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_fdre_C_Q)         0.141     1.918 r  rA_reg[368]/Q
                         net (fo=2, routed)           0.065     1.983    MP_ADDER_INST/regA_Q_reg[511]_0[368]
    SLICE_X100Y144       LUT5 (Prop_lut5_I4_O)        0.045     2.028 r  MP_ADDER_INST/regA_Q[368]_i_1/O
                         net (fo=1, routed)           0.000     2.028    MP_ADDER_INST/muxA_Out[368]
    SLICE_X100Y144       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.964     2.306    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X100Y144       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[368]/C
                         clock pessimism             -0.517     1.790    
    SLICE_X100Y144       FDRE (Hold_fdre_C_D)         0.121     1.911    MP_ADDER_INST/regA_Q_reg[368]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.689     1.776    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rA_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.917 r  rA_reg[414]/Q
                         net (fo=2, routed)           0.065     1.982    MP_ADDER_INST/regA_Q_reg[511]_0[414]
    SLICE_X104Y142       LUT5 (Prop_lut5_I4_O)        0.045     2.027 r  MP_ADDER_INST/regA_Q[414]_i_1/O
                         net (fo=1, routed)           0.000     2.027    MP_ADDER_INST/muxA_Out[414]
    SLICE_X104Y142       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.964     2.306    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y142       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[414]/C
                         clock pessimism             -0.518     1.789    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.121     1.910    MP_ADDER_INST/regA_Q_reg[414]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.689     1.776    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y149        FDRE                                         r  MP_ADDER_INST/regResult_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141     1.917 r  MP_ADDER_INST/regResult_reg[42]/Q
                         net (fo=2, routed)           0.066     1.983    MP_ADDER_INST/wResult[42]
    SLICE_X92Y149        LUT4 (Prop_lut4_I3_O)        0.045     2.028 r  MP_ADDER_INST/rResult[42]_i_1/O
                         net (fo=1, routed)           0.000     2.028    MP_ADDER_INST_n_479
    SLICE_X92Y149        FDRE                                         r  rResult_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.963     2.305    iClk_IBUF_BUFG
    SLICE_X92Y149        FDRE                                         r  rResult_reg[42]/C
                         clock pessimism             -0.517     1.789    
    SLICE_X92Y149        FDRE (Hold_fdre_C_D)         0.121     1.910    rResult_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[273]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.660     1.747    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X67Y141        FDRE                                         r  MP_ADDER_INST/regResult_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  MP_ADDER_INST/regResult_reg[273]/Q
                         net (fo=2, routed)           0.066     1.954    MP_ADDER_INST/wResult[273]
    SLICE_X66Y141        LUT4 (Prop_lut4_I3_O)        0.045     1.999 r  MP_ADDER_INST/rResult[273]_i_1/O
                         net (fo=1, routed)           0.000     1.999    MP_ADDER_INST_n_248
    SLICE_X66Y141        FDRE                                         r  rResult_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.933     2.275    iClk_IBUF_BUFG
    SLICE_X66Y141        FDRE                                         r  rResult_reg[273]/C
                         clock pessimism             -0.516     1.760    
    SLICE_X66Y141        FDRE (Hold_fdre_C_D)         0.121     1.881    rResult_reg[273]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rA_reg[188]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.686     1.773    iClk_IBUF_BUFG
    SLICE_X105Y135       FDRE                                         r  rA_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135       FDRE (Prop_fdre_C_Q)         0.141     1.914 r  rA_reg[188]/Q
                         net (fo=2, routed)           0.066     1.980    MP_ADDER_INST/regA_Q_reg[511]_0[188]
    SLICE_X104Y135       LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  MP_ADDER_INST/regA_Q[188]_i_1/O
                         net (fo=1, routed)           0.000     2.025    MP_ADDER_INST/muxA_Out[188]
    SLICE_X104Y135       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.960     2.302    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y135       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[188]/C
                         clock pessimism             -0.517     1.786    
    SLICE_X104Y135       FDRE (Hold_fdre_C_D)         0.121     1.907    MP_ADDER_INST/regA_Q_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rB_reg[475]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.681     1.768    iClk_IBUF_BUFG
    SLICE_X99Y129        FDRE                                         r  rB_reg[475]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y129        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  rB_reg[475]/Q
                         net (fo=2, routed)           0.066     1.975    MP_ADDER_INST/regB_Q_reg[511]_0[475]
    SLICE_X98Y129        LUT5 (Prop_lut5_I4_O)        0.045     2.020 r  MP_ADDER_INST/regB_Q[475]_i_1/O
                         net (fo=1, routed)           0.000     2.020    MP_ADDER_INST/muxB_Out[475]
    SLICE_X98Y129        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.953     2.295    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y129        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[475]/C
                         clock pessimism             -0.515     1.781    
    SLICE_X98Y129        FDRE (Hold_fdre_C_D)         0.121     1.902    MP_ADDER_INST/regB_Q_reg[475]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[304]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.665     1.752    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y143        FDRE                                         r  MP_ADDER_INST/regResult_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  MP_ADDER_INST/regResult_reg[304]/Q
                         net (fo=2, routed)           0.066     1.959    MP_ADDER_INST/wResult[304]
    SLICE_X86Y143        LUT4 (Prop_lut4_I3_O)        0.045     2.004 r  MP_ADDER_INST/rResult[304]_i_1/O
                         net (fo=1, routed)           0.000     2.004    MP_ADDER_INST_n_217
    SLICE_X86Y143        FDRE                                         r  rResult_reg[304]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.939     2.281    iClk_IBUF_BUFG
    SLICE_X86Y143        FDRE                                         r  rResult_reg[304]/C
                         clock pessimism             -0.517     1.765    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.121     1.886    rResult_reg[304]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rA_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.716     1.803    iClk_IBUF_BUFG
    SLICE_X113Y139       FDRE                                         r  rA_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  rA_reg[348]/Q
                         net (fo=2, routed)           0.066     2.010    MP_ADDER_INST/regA_Q_reg[511]_0[348]
    SLICE_X112Y139       LUT5 (Prop_lut5_I4_O)        0.045     2.055 r  MP_ADDER_INST/regA_Q[348]_i_1/O
                         net (fo=1, routed)           0.000     2.055    MP_ADDER_INST/muxA_Out[348]
    SLICE_X112Y139       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3195, routed)        0.992     2.334    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X112Y139       FDRE                                         r  MP_ADDER_INST/regA_Q_reg[348]/C
                         clock pessimism             -0.519     1.816    
    SLICE_X112Y139       FDRE (Hold_fdre_C_D)         0.121     1.937    MP_ADDER_INST/regA_Q_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y141   FSM_sequential_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y139   FSM_sequential_rFSM_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y141   FSM_sequential_rFSM_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y141   FSM_sequential_rFSM_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y141   FSM_sequential_rFSM_reg[0]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y139   FSM_sequential_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y140   FSM_sequential_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y139   FSM_sequential_rFSM_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y140   FSM_sequential_rFSM_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y135  MP_ADDER_INST/regA_Q_reg[175]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y135  MP_ADDER_INST/regA_Q_reg[191]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y138  rA_reg[286]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y137  rA_reg[287]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y138  rA_reg[294]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y135  MP_ADDER_INST/regA_Q_reg[207]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y136  MP_ADDER_INST/regA_Q_reg[212]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y136  MP_ADDER_INST/regA_Q_reg[214]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y136  MP_ADDER_INST/regA_Q_reg[220]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y136  MP_ADDER_INST/regA_Q_reg[222]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y139   FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y139   FSM_sequential_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y139   FSM_sequential_rFSM_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y139   FSM_sequential_rFSM_reg[2]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y135  MP_ADDER_INST/regA_Q_reg[175]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y137  MP_ADDER_INST/regA_Q_reg[177]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y137  MP_ADDER_INST/regA_Q_reg[178]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y137  MP_ADDER_INST/regA_Q_reg[179]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y136   MP_ADDER_INST/regA_Q_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y135  MP_ADDER_INST/regA_Q_reg[180]/C



