<?xml version="1.0" encoding="utf-8"?>
<FPGABoard Version="1.0">
   <BoardName>Zybo Zynq-7000 - Copy</BoardName>
   <FPGA Device="xc7z020" Family="Zynq" JTAGChainPosition="2" Package="clg400"
         Speed="-1"
         Vendor="Xilinx">
      <Interface>
         <Type>Clock</Type>
         <Parameter ID="ClockType">Single-Ended</Parameter>
         <Parameter ID="Frequency">125</Parameter>
         <Signal>
            <SignalName>Clock</SignalName>
            <Description>Clock</Description>
            <Direction>in</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>K17</FPGAPin>
            <IOStandard>LVCMOS33</IOStandard>
         </Signal>
      </Interface>
      <Interface>
         <Type>JTAG (via Digilent cable)</Type>
         <Parameter ID="User1Cmd">000010</Parameter>
         <Parameter ID="InstrRegLenBefore">4</Parameter>
         <Parameter ID="InstrRegLenAfter">0</Parameter>
         <Parameter ID="TckFrequency">66</Parameter>
      </Interface>
   </FPGA>
</FPGABoard>