Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 23:05:38 2025
| Host         : LAPTOP-JLHB4U1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PE_Generic_timing_summary_routed.rpt -pb PE_Generic_timing_summary_routed.pb -rpx PE_Generic_timing_summary_routed.rpx -warn_on_violation
| Design       : PE_Generic
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          28          
TIMING-18  Warning   Missing input or output delay  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.771      -55.100                     53                   53        0.229        0.000                      0                   53        4.500        0.000                       0                   148  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.771      -55.100                     53                   53        0.229        0.000                      0                   53        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           53  Failing Endpoints,  Worst Slack       -1.771ns,  Total Violation      -55.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.771ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 5.991ns (51.022%)  route 5.751ns (48.978%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.788     5.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.518     6.101 r  reg5/output_data_reg[10]/Q
                         net (fo=11, routed)          0.506     6.606    reg5/Q[10]
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.730 r  reg5/mul_imag_imag__0_carry_i_8__0/O
                         net (fo=18, routed)          0.885     7.615    reg4/mul_imag_real__59_carry_0
    SLICE_X90Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.739 r  reg4/mul_imag_real__0_carry__0_i_3__0/O
                         net (fo=2, routed)           0.808     8.547    reg4/output_data_reg[2]_1[1]
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.671 r  reg4/mul_imag_real__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.671    mul2/mul_imag_real__85_carry_i_8__0_1[1]
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.251 r  mul2/mul_imag_real__0_carry__0/O[2]
                         net (fo=3, routed)           0.595     9.846    mul2/mul_imag_real__0_carry__0_n_5
    SLICE_X94Y29         LUT3 (Prop_lut3_I2_O)        0.302    10.148 r  mul2/mul_imag_real__85_carry_i_1__0/O
                         net (fo=1, routed)           0.672    10.820    mul2/mul_imag_real__85_carry_i_1__0_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  mul2/mul_imag_real__85_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    mul2/mul_imag_real__85_carry_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  mul2/mul_imag_real__85_carry__0/O[1]
                         net (fo=1, routed)           0.659    12.199    mul2/mul_imag_real__85_carry__0_n_6
    SLICE_X102Y32        LUT2 (Prop_lut2_I1_O)        0.303    12.502 r  mul2/imag_part_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.502    mul2/imag_part_carry__1_i_3__0_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.035 r  mul2/imag_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.035    mul2/imag_part_carry__1_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.358 r  mul2/imag_part_carry__2/O[1]
                         net (fo=4, routed)           0.515    13.873    reg4/imag_part_truncated2_carry__0[1]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.306    14.179 r  reg4/imag_part_truncated2_carry_i_5__0/O
                         net (fo=1, routed)           0.000    14.179    mul2/imag_part_truncated2_carry__0_1[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.580 r  mul2/imag_part_truncated2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.580    mul2/imag_part_truncated2_carry_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.851 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    15.559    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.932 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    16.335    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    16.459    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.991 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.991    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.325 r  add2/imag_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000    17.325    reg6/output_data_reg[15]_2[13]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617    15.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/C
                         clock pessimism              0.395    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)        0.062    15.553    reg6/output_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                         -17.325    
  -------------------------------------------------------------------
                         slack                                 -1.771    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.721ns  (logic 5.970ns (50.934%)  route 5.751ns (49.066%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.788     5.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.518     6.101 r  reg5/output_data_reg[10]/Q
                         net (fo=11, routed)          0.506     6.606    reg5/Q[10]
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.730 r  reg5/mul_imag_imag__0_carry_i_8__0/O
                         net (fo=18, routed)          0.885     7.615    reg4/mul_imag_real__59_carry_0
    SLICE_X90Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.739 r  reg4/mul_imag_real__0_carry__0_i_3__0/O
                         net (fo=2, routed)           0.808     8.547    reg4/output_data_reg[2]_1[1]
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.671 r  reg4/mul_imag_real__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.671    mul2/mul_imag_real__85_carry_i_8__0_1[1]
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.251 r  mul2/mul_imag_real__0_carry__0/O[2]
                         net (fo=3, routed)           0.595     9.846    mul2/mul_imag_real__0_carry__0_n_5
    SLICE_X94Y29         LUT3 (Prop_lut3_I2_O)        0.302    10.148 r  mul2/mul_imag_real__85_carry_i_1__0/O
                         net (fo=1, routed)           0.672    10.820    mul2/mul_imag_real__85_carry_i_1__0_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  mul2/mul_imag_real__85_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    mul2/mul_imag_real__85_carry_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  mul2/mul_imag_real__85_carry__0/O[1]
                         net (fo=1, routed)           0.659    12.199    mul2/mul_imag_real__85_carry__0_n_6
    SLICE_X102Y32        LUT2 (Prop_lut2_I1_O)        0.303    12.502 r  mul2/imag_part_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.502    mul2/imag_part_carry__1_i_3__0_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.035 r  mul2/imag_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.035    mul2/imag_part_carry__1_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.358 r  mul2/imag_part_carry__2/O[1]
                         net (fo=4, routed)           0.515    13.873    reg4/imag_part_truncated2_carry__0[1]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.306    14.179 r  reg4/imag_part_truncated2_carry_i_5__0/O
                         net (fo=1, routed)           0.000    14.179    mul2/imag_part_truncated2_carry__0_1[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.580 r  mul2/imag_part_truncated2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.580    mul2/imag_part_truncated2_carry_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.851 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    15.559    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.932 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    16.335    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    16.459    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.991 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.991    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.304 r  add2/imag_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.304    reg6/output_data_reg[15]_2[15]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617    15.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/C
                         clock pessimism              0.395    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)        0.062    15.553    reg6/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 5.460ns (46.465%)  route 6.291ns (53.535%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg5/CLK
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  reg5/output_data_reg[2]/Q
                         net (fo=8, routed)           0.432     6.474    reg5/Q[2]
    SLICE_X99Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.598 r  reg5/mul_real_real__0_carry_i_8__0/O
                         net (fo=26, routed)          1.104     7.702    reg4/mul_real_imag__59_carry_0
    SLICE_X96Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  reg4/mul_real_real__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.711     8.537    reg4/output_data_reg[2]_0[0]
    SLICE_X96Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.661 r  reg4/mul_real_real__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.661    mul2/mul_real_real__86_carry_i_8__0_1[0]
    SLICE_X96Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.174 r  mul2/mul_real_real__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.174    mul2/mul_real_real__0_carry__0_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.393 r  mul2/mul_real_real__0_carry__1/O[0]
                         net (fo=3, routed)           0.488     9.881    mul2/mul_real_real__0_carry__1_n_7
    SLICE_X93Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.176 r  mul2/mul_real_real__86_carry__0_i_3__0/O
                         net (fo=1, routed)           0.639    10.815    mul2/mul_real_real__86_carry__0_i_3__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.322 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.322    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.656 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.413    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.716 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.716    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.294 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    14.097    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.424 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.424    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.780 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.551    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.924 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.509    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.633 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.633    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.013 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    17.013    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.336 r  add2/real_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000    17.336    reg6/output_data_reg[15]_2[5]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618    15.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/C
                         clock pessimism              0.395    15.528    
                         clock uncertainty           -0.035    15.492    
    SLICE_X104Y35        FDRE (Setup_fdre_C_D)        0.109    15.601    reg6/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 5.452ns (46.428%)  route 6.291ns (53.572%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg5/CLK
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  reg5/output_data_reg[2]/Q
                         net (fo=8, routed)           0.432     6.474    reg5/Q[2]
    SLICE_X99Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.598 r  reg5/mul_real_real__0_carry_i_8__0/O
                         net (fo=26, routed)          1.104     7.702    reg4/mul_real_imag__59_carry_0
    SLICE_X96Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  reg4/mul_real_real__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.711     8.537    reg4/output_data_reg[2]_0[0]
    SLICE_X96Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.661 r  reg4/mul_real_real__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.661    mul2/mul_real_real__86_carry_i_8__0_1[0]
    SLICE_X96Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.174 r  mul2/mul_real_real__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.174    mul2/mul_real_real__0_carry__0_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.393 r  mul2/mul_real_real__0_carry__1/O[0]
                         net (fo=3, routed)           0.488     9.881    mul2/mul_real_real__0_carry__1_n_7
    SLICE_X93Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.176 r  mul2/mul_real_real__86_carry__0_i_3__0/O
                         net (fo=1, routed)           0.639    10.815    mul2/mul_real_real__86_carry__0_i_3__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.322 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.322    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.656 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.413    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.716 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.716    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.294 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    14.097    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.424 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.424    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.780 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.551    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.924 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.509    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.633 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.633    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.013 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    17.013    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.328 r  add2/real_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.328    reg6/output_data_reg[15]_2[7]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618    15.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/C
                         clock pessimism              0.395    15.528    
                         clock uncertainty           -0.035    15.492    
    SLICE_X104Y35        FDRE (Setup_fdre_C_D)        0.109    15.601    reg6/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -17.328    
  -------------------------------------------------------------------
                         slack                                 -1.727    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.647ns  (logic 5.896ns (50.622%)  route 5.751ns (49.378%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.788     5.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.518     6.101 r  reg5/output_data_reg[10]/Q
                         net (fo=11, routed)          0.506     6.606    reg5/Q[10]
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.730 r  reg5/mul_imag_imag__0_carry_i_8__0/O
                         net (fo=18, routed)          0.885     7.615    reg4/mul_imag_real__59_carry_0
    SLICE_X90Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.739 r  reg4/mul_imag_real__0_carry__0_i_3__0/O
                         net (fo=2, routed)           0.808     8.547    reg4/output_data_reg[2]_1[1]
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.671 r  reg4/mul_imag_real__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.671    mul2/mul_imag_real__85_carry_i_8__0_1[1]
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.251 r  mul2/mul_imag_real__0_carry__0/O[2]
                         net (fo=3, routed)           0.595     9.846    mul2/mul_imag_real__0_carry__0_n_5
    SLICE_X94Y29         LUT3 (Prop_lut3_I2_O)        0.302    10.148 r  mul2/mul_imag_real__85_carry_i_1__0/O
                         net (fo=1, routed)           0.672    10.820    mul2/mul_imag_real__85_carry_i_1__0_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  mul2/mul_imag_real__85_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    mul2/mul_imag_real__85_carry_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  mul2/mul_imag_real__85_carry__0/O[1]
                         net (fo=1, routed)           0.659    12.199    mul2/mul_imag_real__85_carry__0_n_6
    SLICE_X102Y32        LUT2 (Prop_lut2_I1_O)        0.303    12.502 r  mul2/imag_part_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.502    mul2/imag_part_carry__1_i_3__0_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.035 r  mul2/imag_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.035    mul2/imag_part_carry__1_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.358 r  mul2/imag_part_carry__2/O[1]
                         net (fo=4, routed)           0.515    13.873    reg4/imag_part_truncated2_carry__0[1]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.306    14.179 r  reg4/imag_part_truncated2_carry_i_5__0/O
                         net (fo=1, routed)           0.000    14.179    mul2/imag_part_truncated2_carry__0_1[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.580 r  mul2/imag_part_truncated2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.580    mul2/imag_part_truncated2_carry_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.851 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    15.559    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.932 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    16.335    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    16.459    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.991 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.991    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.230 r  add2/imag_sum_carry__0/O[2]
                         net (fo=1, routed)           0.000    17.230    reg6/output_data_reg[15]_2[14]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617    15.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[14]/C
                         clock pessimism              0.395    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)        0.062    15.553    reg6/output_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                         -17.230    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 5.880ns (50.554%)  route 5.751ns (49.446%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.788     5.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.518     6.101 r  reg5/output_data_reg[10]/Q
                         net (fo=11, routed)          0.506     6.606    reg5/Q[10]
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.730 r  reg5/mul_imag_imag__0_carry_i_8__0/O
                         net (fo=18, routed)          0.885     7.615    reg4/mul_imag_real__59_carry_0
    SLICE_X90Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.739 r  reg4/mul_imag_real__0_carry__0_i_3__0/O
                         net (fo=2, routed)           0.808     8.547    reg4/output_data_reg[2]_1[1]
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.671 r  reg4/mul_imag_real__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.671    mul2/mul_imag_real__85_carry_i_8__0_1[1]
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.251 r  mul2/mul_imag_real__0_carry__0/O[2]
                         net (fo=3, routed)           0.595     9.846    mul2/mul_imag_real__0_carry__0_n_5
    SLICE_X94Y29         LUT3 (Prop_lut3_I2_O)        0.302    10.148 r  mul2/mul_imag_real__85_carry_i_1__0/O
                         net (fo=1, routed)           0.672    10.820    mul2/mul_imag_real__85_carry_i_1__0_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  mul2/mul_imag_real__85_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    mul2/mul_imag_real__85_carry_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  mul2/mul_imag_real__85_carry__0/O[1]
                         net (fo=1, routed)           0.659    12.199    mul2/mul_imag_real__85_carry__0_n_6
    SLICE_X102Y32        LUT2 (Prop_lut2_I1_O)        0.303    12.502 r  mul2/imag_part_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.502    mul2/imag_part_carry__1_i_3__0_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.035 r  mul2/imag_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.035    mul2/imag_part_carry__1_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.358 r  mul2/imag_part_carry__2/O[1]
                         net (fo=4, routed)           0.515    13.873    reg4/imag_part_truncated2_carry__0[1]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.306    14.179 r  reg4/imag_part_truncated2_carry_i_5__0/O
                         net (fo=1, routed)           0.000    14.179    mul2/imag_part_truncated2_carry__0_1[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.580 r  mul2/imag_part_truncated2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.580    mul2/imag_part_truncated2_carry_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.851 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    15.559    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.932 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    16.335    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    16.459    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.991 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.991    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.214 r  add2/imag_sum_carry__0/O[0]
                         net (fo=1, routed)           0.000    17.214    reg6/output_data_reg[15]_2[12]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617    15.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[12]/C
                         clock pessimism              0.395    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)        0.062    15.553    reg6/output_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 5.376ns (46.079%)  route 6.291ns (53.921%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg5/CLK
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  reg5/output_data_reg[2]/Q
                         net (fo=8, routed)           0.432     6.474    reg5/Q[2]
    SLICE_X99Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.598 r  reg5/mul_real_real__0_carry_i_8__0/O
                         net (fo=26, routed)          1.104     7.702    reg4/mul_real_imag__59_carry_0
    SLICE_X96Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  reg4/mul_real_real__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.711     8.537    reg4/output_data_reg[2]_0[0]
    SLICE_X96Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.661 r  reg4/mul_real_real__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.661    mul2/mul_real_real__86_carry_i_8__0_1[0]
    SLICE_X96Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.174 r  mul2/mul_real_real__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.174    mul2/mul_real_real__0_carry__0_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.393 r  mul2/mul_real_real__0_carry__1/O[0]
                         net (fo=3, routed)           0.488     9.881    mul2/mul_real_real__0_carry__1_n_7
    SLICE_X93Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.176 r  mul2/mul_real_real__86_carry__0_i_3__0/O
                         net (fo=1, routed)           0.639    10.815    mul2/mul_real_real__86_carry__0_i_3__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.322 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.322    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.656 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.413    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.716 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.716    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.294 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    14.097    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.424 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.424    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.780 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.551    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.924 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.509    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.633 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.633    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.013 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    17.013    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.252 r  add2/real_sum_carry__0/O[2]
                         net (fo=1, routed)           0.000    17.252    reg6/output_data_reg[15]_2[6]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618    15.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[6]/C
                         clock pessimism              0.395    15.528    
                         clock uncertainty           -0.035    15.492    
    SLICE_X104Y35        FDRE (Setup_fdre_C_D)        0.109    15.601    reg6/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -17.252    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.647ns  (logic 5.356ns (45.987%)  route 6.291ns (54.013%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg5/CLK
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  reg5/output_data_reg[2]/Q
                         net (fo=8, routed)           0.432     6.474    reg5/Q[2]
    SLICE_X99Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.598 r  reg5/mul_real_real__0_carry_i_8__0/O
                         net (fo=26, routed)          1.104     7.702    reg4/mul_real_imag__59_carry_0
    SLICE_X96Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  reg4/mul_real_real__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.711     8.537    reg4/output_data_reg[2]_0[0]
    SLICE_X96Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.661 r  reg4/mul_real_real__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.661    mul2/mul_real_real__86_carry_i_8__0_1[0]
    SLICE_X96Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.174 r  mul2/mul_real_real__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.174    mul2/mul_real_real__0_carry__0_n_0
    SLICE_X96Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.393 r  mul2/mul_real_real__0_carry__1/O[0]
                         net (fo=3, routed)           0.488     9.881    mul2/mul_real_real__0_carry__1_n_7
    SLICE_X93Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.176 r  mul2/mul_real_real__86_carry__0_i_3__0/O
                         net (fo=1, routed)           0.639    10.815    mul2/mul_real_real__86_carry__0_i_3__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.322 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.322    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.656 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.413    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.716 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.716    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.294 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    14.097    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.424 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.424    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.780 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.551    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.924 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.509    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.633 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.633    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.013 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    17.013    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.232 r  add2/real_sum_carry__0/O[0]
                         net (fo=1, routed)           0.000    17.232    reg6/output_data_reg[15]_2[4]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618    15.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[4]/C
                         clock pessimism              0.395    15.528    
                         clock uncertainty           -0.035    15.492    
    SLICE_X104Y35        FDRE (Setup_fdre_C_D)        0.109    15.601    reg6/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 reg5/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 5.731ns (49.913%)  route 5.751ns (50.087%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.788     5.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.518     6.101 r  reg5/output_data_reg[10]/Q
                         net (fo=11, routed)          0.506     6.606    reg5/Q[10]
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.730 r  reg5/mul_imag_imag__0_carry_i_8__0/O
                         net (fo=18, routed)          0.885     7.615    reg4/mul_imag_real__59_carry_0
    SLICE_X90Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.739 r  reg4/mul_imag_real__0_carry__0_i_3__0/O
                         net (fo=2, routed)           0.808     8.547    reg4/output_data_reg[2]_1[1]
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.671 r  reg4/mul_imag_real__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.671    mul2/mul_imag_real__85_carry_i_8__0_1[1]
    SLICE_X95Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.251 r  mul2/mul_imag_real__0_carry__0/O[2]
                         net (fo=3, routed)           0.595     9.846    mul2/mul_imag_real__0_carry__0_n_5
    SLICE_X94Y29         LUT3 (Prop_lut3_I2_O)        0.302    10.148 r  mul2/mul_imag_real__85_carry_i_1__0/O
                         net (fo=1, routed)           0.672    10.820    mul2/mul_imag_real__85_carry_i_1__0_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.205 r  mul2/mul_imag_real__85_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    mul2/mul_imag_real__85_carry_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  mul2/mul_imag_real__85_carry__0/O[1]
                         net (fo=1, routed)           0.659    12.199    mul2/mul_imag_real__85_carry__0_n_6
    SLICE_X102Y32        LUT2 (Prop_lut2_I1_O)        0.303    12.502 r  mul2/imag_part_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.502    mul2/imag_part_carry__1_i_3__0_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.035 r  mul2/imag_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.035    mul2/imag_part_carry__1_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.358 r  mul2/imag_part_carry__2/O[1]
                         net (fo=4, routed)           0.515    13.873    reg4/imag_part_truncated2_carry__0[1]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.306    14.179 r  reg4/imag_part_truncated2_carry_i_5__0/O
                         net (fo=1, routed)           0.000    14.179    mul2/imag_part_truncated2_carry__0_1[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.580 r  mul2/imag_part_truncated2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.580    mul2/imag_part_truncated2_carry_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.851 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    15.559    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.932 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    16.335    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    16.459    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.065 r  add2/imag_sum_carry/O[3]
                         net (fo=1, routed)           0.000    17.065    reg6/output_data_reg[15]_2[11]
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.616    15.131    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[11]/C
                         clock pessimism              0.395    15.526    
                         clock uncertainty           -0.035    15.490    
    SLICE_X105Y33        FDRE (Setup_fdre_C_D)        0.062    15.552    reg6/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.504ns  (required time - arrival time)
  Source:                 reg1/output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg5/output_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.086ns  (logic 5.104ns (46.041%)  route 5.982ns (53.959%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.860     5.655    reg1/CLK
    SLICE_X108Y26        FDRE                                         r  reg1/output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y26        FDRE (Prop_fdre_C_Q)         0.518     6.173 r  reg1/output_data_reg[6]/Q
                         net (fo=38, routed)          1.186     7.359    reg2/mul_imag_real__59_carry__1_0[6]
    SLICE_X94Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  reg2/mul_real_real__0_carry__0_i_1/O
                         net (fo=2, routed)           0.612     8.095    reg2/output_data_reg[2]_0[3]
    SLICE_X97Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.219 r  reg2/mul_real_real__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.219    mul1/mul_real_real__86_carry_i_8_1[3]
    SLICE_X97Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.620 r  mul1/mul_real_real__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.620    mul1/mul_real_real__0_carry__0_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.842 r  mul1/mul_real_real__0_carry__1/O[0]
                         net (fo=3, routed)           0.818     9.660    mul1/mul_real_real__0_carry__1_n_7
    SLICE_X99Y25         LUT3 (Prop_lut3_I2_O)        0.299     9.959 r  mul1/mul_real_real__86_carry__0_i_3/O
                         net (fo=1, routed)           0.612    10.571    mul1/mul_real_real__86_carry__0_i_3_n_0
    SLICE_X98Y28         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.181 r  mul1/mul_real_real__86_carry__0/O[3]
                         net (fo=2, routed)           0.604    11.785    mul1/mul_real_real__86_carry__0_n_4
    SLICE_X99Y28         LUT2 (Prop_lut2_I0_O)        0.307    12.092 r  mul1/real_part_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.092    mul1/real_part_carry__1_i_1_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.493 r  mul1/real_part_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.493    mul1/real_part_carry__1_n_0
    SLICE_X99Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.715 f  mul1/real_part_carry__2/O[0]
                         net (fo=4, routed)           0.822    13.537    reg2/real_part_truncated2_carry__0[8]
    SLICE_X104Y30        LUT2 (Prop_lut2_I0_O)        0.299    13.836 r  reg2/real_part_truncated1_carry_i_4/O
                         net (fo=1, routed)           0.000    13.836    mul1/real_part_truncated1_carry__0_1[0]
    SLICE_X104Y30        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.212 r  mul1/real_part_truncated1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.212    mul1/real_part_truncated1_carry_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.466 r  mul1/real_part_truncated1_carry__0/CO[0]
                         net (fo=16, routed)          0.811    15.278    reg2/output_data_reg[3]_5[0]
    SLICE_X99Y31         LUT4 (Prop_lut4_I2_O)        0.367    15.645 r  reg2/real_sum_carry_i_3/O
                         net (fo=1, routed)           0.000    15.645    add1/S[1]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.225 r  add1/real_sum_carry/O[2]
                         net (fo=2, routed)           0.516    16.740    reg5/D[2]
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.615    15.130    reg5/CLK
    SLICE_X99Y33         FDRE                                         r  reg5/output_data_reg[2]/C
                         clock pessimism              0.395    15.525    
                         clock uncertainty           -0.035    15.489    
    SLICE_X99Y33         FDRE (Setup_fdre_C_D)       -0.253    15.236    reg5/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -16.740    
  -------------------------------------------------------------------
                         slack                                 -1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg7/output_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.314%)  route 0.176ns (48.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.607     1.586    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg6/output_data_reg[9]/Q
                         net (fo=5, routed)           0.176     1.903    add3/Q[8]
    SLICE_X104Y33        LUT5 (Prop_lut5_I4_O)        0.045     1.948 r  add3/output_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.948    reg7/D[9]
    SLICE_X104Y33        FDRE                                         r  reg7/output_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.875     2.101    reg7/CLK
    SLICE_X104Y33        FDRE                                         r  reg7/output_data_reg[9]/C
                         clock pessimism             -0.503     1.599    
    SLICE_X104Y33        FDRE (Hold_fdre_C_D)         0.120     1.719    reg7/output_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.293ns (78.490%)  route 0.080ns (21.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y34        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg6/output_data_reg[0]/Q
                         net (fo=5, routed)           0.080     1.831    add2/Q[0]
    SLICE_X104Y34        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.960 r  add2/real_sum_carry/O[1]
                         net (fo=1, routed)           0.000     1.960    reg6/output_data_reg[15]_2[1]
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.876     2.102    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[1]/C
                         clock pessimism             -0.516     1.587    
    SLICE_X104Y34        FDRE (Hold_fdre_C_D)         0.134     1.721    reg6/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.691%)  route 0.081ns (23.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.607     1.586    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg6/output_data_reg[8]/Q
                         net (fo=5, routed)           0.081     1.807    add2/Q[7]
    SLICE_X105Y33        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.931 r  add2/imag_sum_carry/O[1]
                         net (fo=1, routed)           0.000     1.931    reg6/output_data_reg[15]_2[9]
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.875     2.101    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[9]/C
                         clock pessimism             -0.516     1.586    
    SLICE_X105Y33        FDRE (Hold_fdre_C_D)         0.105     1.691    reg6/output_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.710%)  route 0.081ns (23.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.607     1.586    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg6/output_data_reg[10]/Q
                         net (fo=5, routed)           0.081     1.808    add2/Q[9]
    SLICE_X105Y33        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.935 r  add2/imag_sum_carry/O[3]
                         net (fo=1, routed)           0.000     1.935    reg6/output_data_reg[15]_2[11]
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.875     2.101    reg6/CLK
    SLICE_X105Y33        FDRE                                         r  reg6/output_data_reg[11]/C
                         clock pessimism             -0.516     1.586    
    SLICE_X105Y33        FDRE (Hold_fdre_C_D)         0.105     1.691    reg6/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg6/output_data_reg[4]/Q
                         net (fo=5, routed)           0.091     1.842    add2/Q[4]
    SLICE_X104Y35        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.971 r  add2/real_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.971    reg6/output_data_reg[15]_2[5]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.877     2.103    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/C
                         clock pessimism             -0.517     1.587    
    SLICE_X104Y35        FDRE (Hold_fdre_C_D)         0.134     1.721    reg6/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y34        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg6/output_data_reg[2]/Q
                         net (fo=5, routed)           0.091     1.842    add2/Q[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.971 r  add2/real_sum_carry/O[3]
                         net (fo=1, routed)           0.000     1.971    reg6/output_data_reg[15]_2[3]
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.876     2.102    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[3]/C
                         clock pessimism             -0.516     1.587    
    SLICE_X104Y34        FDRE (Hold_fdre_C_D)         0.134     1.721    reg6/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg6/output_data_reg[6]/Q
                         net (fo=5, routed)           0.091     1.842    add2/Q[6]
    SLICE_X104Y35        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.971 r  add2/real_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.971    reg6/output_data_reg[15]_2[7]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.877     2.103    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/C
                         clock pessimism             -0.517     1.587    
    SLICE_X104Y35        FDRE (Hold_fdre_C_D)         0.134     1.721    reg6/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reg5/output_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg5/output_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.293ns (75.958%)  route 0.093ns (24.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.604     1.583    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.164     1.747 r  reg5/output_data_reg[8]/Q
                         net (fo=4, routed)           0.093     1.839    add1/Q[7]
    SLICE_X94Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.968 r  add1/imag_sum_carry/O[1]
                         net (fo=1, routed)           0.000     1.968    reg5/D[9]
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.872     2.098    reg5/CLK
    SLICE_X94Y31         FDRE                                         r  reg5/output_data_reg[9]/C
                         clock pessimism             -0.516     1.583    
    SLICE_X94Y31         FDRE (Hold_fdre_C_D)         0.134     1.717    reg5/output_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.905%)  route 0.094ns (26.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  reg6/output_data_reg[12]/Q
                         net (fo=5, routed)           0.094     1.821    add2/Q[11]
    SLICE_X105Y34        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.945 r  add2/imag_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.945    reg6/output_data_reg[15]_2[13]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.876     2.102    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/C
                         clock pessimism             -0.516     1.587    
    SLICE_X105Y34        FDRE (Hold_fdre_C_D)         0.105     1.692    reg6/output_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reg6/output_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg6/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.135%)  route 0.094ns (25.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  reg6/output_data_reg[14]/Q
                         net (fo=5, routed)           0.094     1.821    add2/Q[13]
    SLICE_X105Y34        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.948 r  add2/imag_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.948    reg6/output_data_reg[15]_2[15]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.876     2.102    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/C
                         clock pessimism             -0.516     1.587    
    SLICE_X105Y34        FDRE (Hold_fdre_C_D)         0.105     1.692    reg6/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X99Y24   reg1/output_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X99Y23   reg1/output_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y24   reg1/output_data_reg[10]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y25  reg1/output_data_reg[10]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X99Y23   reg1/output_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X100Y23  reg1/output_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y24   reg1/output_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y23  reg1/output_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y23  reg1/output_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y24   reg1/output_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y24   reg1/output_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y24   reg1/output_data_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y24   reg1/output_data_reg[10]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y25  reg1/output_data_reg[10]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y25  reg1/output_data_reg[10]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y24   reg1/output_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y24   reg1/output_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y24   reg1/output_data_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y24   reg1/output_data_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y25  reg1/output_data_reg[10]_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X103Y25  reg1/output_data_reg[10]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y23   reg1/output_data_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg7/output_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 3.125ns (45.500%)  route 3.744ns (54.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.870     5.665    reg7/CLK
    SLICE_X109Y33        FDRE                                         r  reg7/output_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.456     6.121 r  reg7/output_data_reg[15]/Q
                         net (fo=1, routed)           3.744     9.864    output_result_OBUF[15]
    N18                  OBUF (Prop_obuf_I_O)         2.669    12.533 r  output_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.533    output_result[15]
    N18                                                               r  output_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 3.137ns (45.174%)  route 3.807ns (54.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg7/CLK
    SLICE_X104Y32        FDRE                                         r  reg7/output_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDRE (Prop_fdre_C_Q)         0.518     6.104 r  reg7/output_data_reg[14]/Q
                         net (fo=1, routed)           3.807     9.911    output_result_OBUF[14]
    M15                  OBUF (Prop_obuf_I_O)         2.619    12.529 r  output_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.529    output_result[14]
    M15                                                               r  output_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 3.138ns (47.048%)  route 3.532ns (52.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.792     5.587    reg7/CLK
    SLICE_X104Y33        FDRE                                         r  reg7/output_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y33        FDRE (Prop_fdre_C_Q)         0.518     6.105 r  reg7/output_data_reg[9]/Q
                         net (fo=1, routed)           3.532     9.637    output_result_OBUF[9]
    J22                  OBUF (Prop_obuf_I_O)         2.620    12.257 r  output_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.257    output_result[9]
    J22                                                               r  output_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 3.060ns (46.148%)  route 3.571ns (53.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.795     5.590    reg7/CLK
    SLICE_X103Y36        FDRE                                         r  reg7/output_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDRE (Prop_fdre_C_Q)         0.456     6.046 r  reg7/output_data_reg[10]/Q
                         net (fo=1, routed)           3.571     9.616    output_result_OBUF[10]
    J21                  OBUF (Prop_obuf_I_O)         2.604    12.220 r  output_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.220    output_result[10]
    J21                                                               r  output_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.057ns (46.159%)  route 3.566ns (53.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.795     5.590    reg7/CLK
    SLICE_X105Y35        FDRE                                         r  reg7/output_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.456     6.046 r  reg7/output_data_reg[7]/Q
                         net (fo=1, routed)           3.566     9.611    output_result_OBUF[7]
    K21                  OBUF (Prop_obuf_I_O)         2.601    12.213 r  output_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.213    output_result[7]
    K21                                                               r  output_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.054ns (46.475%)  route 3.518ns (53.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.795     5.590    reg7/CLK
    SLICE_X105Y36        FDRE                                         r  reg7/output_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.456     6.046 r  reg7/output_data_reg[5]/Q
                         net (fo=1, routed)           3.518     9.563    output_result_OBUF[5]
    L22                  OBUF (Prop_obuf_I_O)         2.598    12.162 r  output_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.162    output_result[5]
    L22                                                               r  output_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.113ns (48.153%)  route 3.351ns (51.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.795     5.590    reg7/CLK
    SLICE_X104Y36        FDRE                                         r  reg7/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.518     6.108 r  reg7/output_data_reg[2]/Q
                         net (fo=1, routed)           3.351     9.459    output_result_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         2.595    12.053 r  output_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.053    output_result[2]
    L18                                                               r  output_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.382ns  (logic 3.058ns (47.917%)  route 3.324ns (52.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.870     5.665    reg7/CLK
    SLICE_X109Y33        FDRE                                         r  reg7/output_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.456     6.121 r  reg7/output_data_reg[8]/Q
                         net (fo=1, routed)           3.324     9.444    output_result_OBUF[8]
    J20                  OBUF (Prop_obuf_I_O)         2.602    12.046 r  output_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.046    output_result[8]
    J20                                                               r  output_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 3.128ns (48.927%)  route 3.266ns (51.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.791     5.586    reg7/CLK
    SLICE_X104Y32        FDRE                                         r  reg7/output_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDRE (Prop_fdre_C_Q)         0.518     6.104 r  reg7/output_data_reg[12]/Q
                         net (fo=1, routed)           3.266     9.369    output_result_OBUF[12]
    J18                  OBUF (Prop_obuf_I_O)         2.610    11.980 r  output_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.980    output_result[12]
    J18                                                               r  output_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.047ns (48.467%)  route 3.240ns (51.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.795 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.873     5.668    reg7/CLK
    SLICE_X107Y36        FDRE                                         r  reg7/output_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.124 r  reg7/output_data_reg[13]/Q
                         net (fo=1, routed)           3.240     9.364    output_result_OBUF[13]
    M16                  OBUF (Prop_obuf_I_O)         2.591    11.955 r  output_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.955    output_result[13]
    M16                                                               r  output_result[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg7/output_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.284ns (59.911%)  route 0.859ns (40.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.635     1.614    reg7/CLK
    SLICE_X112Y33        FDRE                                         r  reg7/output_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y33        FDRE (Prop_fdre_C_Q)         0.164     1.778 r  reg7/output_data_reg[11]/Q
                         net (fo=1, routed)           0.859     2.637    output_result_OBUF[11]
    K18                  OBUF (Prop_obuf_I_O)         1.120     3.757 r  output_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.757    output_result[11]
    K18                                                               r  output_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.247ns (55.849%)  route 0.986ns (44.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.609     1.588    reg7/CLK
    SLICE_X105Y37        FDRE                                         r  reg7/output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  reg7/output_data_reg[6]/Q
                         net (fo=1, routed)           0.986     2.715    output_result_OBUF[6]
    L21                  OBUF (Prop_obuf_I_O)         1.106     3.821 r  output_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.821    output_result[6]
    L21                                                               r  output_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.264ns (56.525%)  route 0.972ns (43.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg7/CLK
    SLICE_X105Y36        FDRE                                         r  reg7/output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  reg7/output_data_reg[1]/Q
                         net (fo=1, routed)           0.972     2.700    output_result_OBUF[1]
    L19                  OBUF (Prop_obuf_I_O)         1.123     3.822 r  output_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.822    output_result[1]
    L19                                                               r  output_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.250ns (55.890%)  route 0.986ns (44.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.635     1.614    reg7/CLK
    SLICE_X107Y36        FDRE                                         r  reg7/output_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reg7/output_data_reg[13]/Q
                         net (fo=1, routed)           0.986     2.741    output_result_OBUF[13]
    M16                  OBUF (Prop_obuf_I_O)         1.109     3.850 r  output_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.850    output_result[13]
    M16                                                               r  output_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.265ns (55.478%)  route 1.016ns (44.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg7/CLK
    SLICE_X104Y36        FDRE                                         r  reg7/output_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg7/output_data_reg[0]/Q
                         net (fo=1, routed)           1.016     2.766    output_result_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.101     3.868 r  output_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.868    output_result[0]
    M19                                                               r  output_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.291ns (56.074%)  route 1.012ns (43.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.606     1.585    reg7/CLK
    SLICE_X104Y32        FDRE                                         r  reg7/output_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  reg7/output_data_reg[12]/Q
                         net (fo=1, routed)           1.012     2.760    output_result_OBUF[12]
    J18                  OBUF (Prop_obuf_I_O)         1.127     3.888 r  output_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.888    output_result[12]
    J18                                                               r  output_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.254ns (53.807%)  route 1.076ns (46.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg7/CLK
    SLICE_X105Y36        FDRE                                         r  reg7/output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  reg7/output_data_reg[3]/Q
                         net (fo=1, routed)           1.076     2.804    output_result_OBUF[3]
    K20                  OBUF (Prop_obuf_I_O)         1.113     3.917 r  output_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.917    output_result[3]
    K20                                                               r  output_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.260ns (54.645%)  route 1.046ns (45.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.613    reg7/CLK
    SLICE_X109Y33        FDRE                                         r  reg7/output_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  reg7/output_data_reg[8]/Q
                         net (fo=1, routed)           1.046     2.799    output_result_OBUF[8]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.918 r  output_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.918    output_result[8]
    J20                                                               r  output_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.282ns (54.518%)  route 1.069ns (45.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg7/CLK
    SLICE_X104Y36        FDRE                                         r  reg7/output_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg7/output_data_reg[4]/Q
                         net (fo=1, routed)           1.069     2.820    output_result_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         1.118     3.937 r  output_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.937    output_result[4]
    K19                                                               r  output_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg7/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.276ns (53.489%)  route 1.109ns (46.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.953    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.979 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.608     1.587    reg7/CLK
    SLICE_X104Y36        FDRE                                         r  reg7/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  reg7/output_data_reg[2]/Q
                         net (fo=1, routed)           1.109     2.860    output_result_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         1.112     3.972 r  output_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.972    output_result[2]
    L18                                                               r  output_result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.955ns  (logic 5.849ns (34.499%)  route 11.106ns (65.501%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.170    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.543 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.128    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.252 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.252    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.632 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.632    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.955 r  add2/real_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000    16.955    reg6/output_data_reg[15]_2[5]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618     5.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[5]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.947ns  (logic 5.841ns (34.468%)  route 11.106ns (65.532%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.170    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.543 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.128    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.252 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.252    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.632 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.632    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.947 r  add2/real_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000    16.947    reg6/output_data_reg[15]_2[7]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618     5.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[7]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.871ns  (logic 5.765ns (34.173%)  route 11.106ns (65.827%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.170    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.543 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.128    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.252 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.252    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.632 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.632    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.871 r  add2/real_sum_carry__0/O[2]
                         net (fo=1, routed)           0.000    16.871    reg6/output_data_reg[15]_2[6]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618     5.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[6]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.851ns  (logic 5.745ns (34.095%)  route 11.106ns (65.905%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.771    15.170    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X102Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.543 r  reg4/real_sum_carry_i_6/O
                         net (fo=1, routed)           0.585    16.128    reg4/real_sum_carry_i_6_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.252 r  reg4/real_sum_carry_i_2__0/O
                         net (fo=1, routed)           0.000    16.252    add2/S[2]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.632 r  add2/real_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.632    add2/real_sum_carry_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.851 r  add2/real_sum_carry__0/O[0]
                         net (fo=1, routed)           0.000    16.851    reg6/output_data_reg[15]_2[4]
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.618     5.133    reg6/CLK
    SLICE_X104Y35        FDRE                                         r  reg6/output_data_reg[4]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.723ns  (logic 5.754ns (34.410%)  route 10.969ns (65.590%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.640    15.040    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X103Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.413 r  reg4/real_sum_carry_i_8/O
                         net (fo=1, routed)           0.578    15.991    reg4/real_sum_carry_i_8_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.115 r  reg4/real_sum_carry_i_4__0/O
                         net (fo=1, routed)           0.000    16.115    add2/S[0]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.723 r  add2/real_sum_carry/O[3]
                         net (fo=1, routed)           0.000    16.723    reg6/output_data_reg[15]_2[3]
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[3]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.707ns  (logic 6.079ns (36.388%)  route 10.628ns (63.612%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.664     7.153    reg4/mul_real_imag__30_carry
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  reg4/mul_real_imag__0_carry_i_2__0/O
                         net (fo=1, routed)           0.873     8.150    mul2/imag_part_carry_0[1]
    SLICE_X98Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  mul2/mul_real_imag__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.554    mul2/mul_real_imag__0_carry_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  mul2/mul_real_imag__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.671    mul2/mul_real_imag__0_carry__0_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  mul2/mul_real_imag__0_carry__1/O[1]
                         net (fo=3, routed)           0.884     9.878    mul2/mul_real_imag__0_carry__1_n_6
    SLICE_X101Y36        LUT3 (Prop_lut3_I2_O)        0.306    10.184 r  mul2/mul_real_imag__86_carry__0_i_2__0/O
                         net (fo=1, routed)           0.473    10.656    mul2/mul_real_imag__86_carry__0_i_2__0_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.054 r  mul2/mul_real_imag__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.054    mul2/mul_real_imag__86_carry__0_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.388 r  mul2/mul_real_imag__86_carry__1/O[1]
                         net (fo=2, routed)           0.615    12.003    reg4/imag_part_carry__2_7[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.303    12.306 r  reg4/imag_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.306    mul2/imag_part_truncated1_carry_i_4__0[1]
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.949 r  mul2/imag_part_carry__2/O[3]
                         net (fo=4, routed)           0.595    13.544    reg4/imag_part_truncated2_carry__0[3]
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.333    13.877 r  reg4/imag_part_truncated2_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    13.877    mul2/imag_sum_carry__0_i_6[0]
    SLICE_X103Y34        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.233 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    14.941    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.314 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    15.717    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    15.841 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    15.841    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.373 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.373    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.707 r  add2/imag_sum_carry__0/O[1]
                         net (fo=1, routed)           0.000    16.707    reg6/output_data_reg[15]_2[13]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[13]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.686ns  (logic 6.058ns (36.308%)  route 10.628ns (63.692%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.664     7.153    reg4/mul_real_imag__30_carry
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  reg4/mul_real_imag__0_carry_i_2__0/O
                         net (fo=1, routed)           0.873     8.150    mul2/imag_part_carry_0[1]
    SLICE_X98Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  mul2/mul_real_imag__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.554    mul2/mul_real_imag__0_carry_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  mul2/mul_real_imag__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.671    mul2/mul_real_imag__0_carry__0_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  mul2/mul_real_imag__0_carry__1/O[1]
                         net (fo=3, routed)           0.884     9.878    mul2/mul_real_imag__0_carry__1_n_6
    SLICE_X101Y36        LUT3 (Prop_lut3_I2_O)        0.306    10.184 r  mul2/mul_real_imag__86_carry__0_i_2__0/O
                         net (fo=1, routed)           0.473    10.656    mul2/mul_real_imag__86_carry__0_i_2__0_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.054 r  mul2/mul_real_imag__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.054    mul2/mul_real_imag__86_carry__0_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.388 r  mul2/mul_real_imag__86_carry__1/O[1]
                         net (fo=2, routed)           0.615    12.003    reg4/imag_part_carry__2_7[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.303    12.306 r  reg4/imag_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.306    mul2/imag_part_truncated1_carry_i_4__0[1]
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.949 r  mul2/imag_part_carry__2/O[3]
                         net (fo=4, routed)           0.595    13.544    reg4/imag_part_truncated2_carry__0[3]
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.333    13.877 r  reg4/imag_part_truncated2_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    13.877    mul2/imag_sum_carry__0_i_6[0]
    SLICE_X103Y34        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.233 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    14.941    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.314 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    15.717    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    15.841 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    15.841    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.373 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.373    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.686 r  add2/imag_sum_carry__0/O[3]
                         net (fo=1, routed)           0.000    16.686    reg6/output_data_reg[15]_2[15]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[15]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.659ns  (logic 5.690ns (34.158%)  route 10.969ns (65.842%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.692     7.181    reg4/mul_real_imag__30_carry
    SLICE_X96Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.305 r  reg4/mul_real_real__0_carry_i_2__0/O
                         net (fo=1, routed)           0.929     8.235    mul2/real_part_carry_0[1]
    SLICE_X96Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.639 r  mul2/mul_real_real__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    mul2/mul_real_real__0_carry_n_0
    SLICE_X96Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.954 r  mul2/mul_real_real__0_carry__0/O[3]
                         net (fo=3, routed)           0.485     9.439    mul2/mul_real_real__0_carry__0_n_4
    SLICE_X94Y26         LUT3 (Prop_lut3_I2_O)        0.307     9.746 r  mul2/mul_real_real__86_carry__0_i_4__0/O
                         net (fo=1, routed)           0.669    10.415    mul2/mul_real_real__86_carry__0_i_4__0_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.941 r  mul2/mul_real_real__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.941    mul2/mul_real_real__86_carry__0_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.275 r  mul2/mul_real_real__86_carry__1/O[1]
                         net (fo=2, routed)           0.757    12.032    reg4/real_part_carry__2_7[1]
    SLICE_X96Y34         LUT2 (Prop_lut2_I0_O)        0.303    12.335 r  reg4/real_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.335    mul2/real_part_truncated1_carry_i_4__0[1]
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.913 r  mul2/real_part_carry__2/O[2]
                         net (fo=4, routed)           0.803    13.716    reg4/real_part_truncated2_carry__0[2]
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.327    14.043 r  reg4/real_part_truncated1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    14.043    mul2/real_sum_carry__0_i_6_1[0]
    SLICE_X101Y35        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.399 r  mul2/real_part_truncated1_carry__0/CO[0]
                         net (fo=8, routed)           0.640    15.040    reg4/real_sum_carry__0_i_2__0_0[0]
    SLICE_X103Y36        LUT4 (Prop_lut4_I2_O)        0.373    15.413 r  reg4/real_sum_carry_i_8/O
                         net (fo=1, routed)           0.578    15.991    reg4/real_sum_carry_i_8_n_0
    SLICE_X104Y34        LUT6 (Prop_lut6_I4_O)        0.124    16.115 r  reg4/real_sum_carry_i_4__0/O
                         net (fo=1, routed)           0.000    16.115    add2/S[0]
    SLICE_X104Y34        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.659 r  add2/real_sum_carry/O[2]
                         net (fo=1, routed)           0.000    16.659    reg6/output_data_reg[15]_2[2]
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X104Y34        FDRE                                         r  reg6/output_data_reg[2]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.612ns  (logic 5.984ns (36.024%)  route 10.628ns (63.976%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.664     7.153    reg4/mul_real_imag__30_carry
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  reg4/mul_real_imag__0_carry_i_2__0/O
                         net (fo=1, routed)           0.873     8.150    mul2/imag_part_carry_0[1]
    SLICE_X98Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  mul2/mul_real_imag__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.554    mul2/mul_real_imag__0_carry_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  mul2/mul_real_imag__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.671    mul2/mul_real_imag__0_carry__0_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  mul2/mul_real_imag__0_carry__1/O[1]
                         net (fo=3, routed)           0.884     9.878    mul2/mul_real_imag__0_carry__1_n_6
    SLICE_X101Y36        LUT3 (Prop_lut3_I2_O)        0.306    10.184 r  mul2/mul_real_imag__86_carry__0_i_2__0/O
                         net (fo=1, routed)           0.473    10.656    mul2/mul_real_imag__86_carry__0_i_2__0_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.054 r  mul2/mul_real_imag__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.054    mul2/mul_real_imag__86_carry__0_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.388 r  mul2/mul_real_imag__86_carry__1/O[1]
                         net (fo=2, routed)           0.615    12.003    reg4/imag_part_carry__2_7[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.303    12.306 r  reg4/imag_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.306    mul2/imag_part_truncated1_carry_i_4__0[1]
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.949 r  mul2/imag_part_carry__2/O[3]
                         net (fo=4, routed)           0.595    13.544    reg4/imag_part_truncated2_carry__0[3]
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.333    13.877 r  reg4/imag_part_truncated2_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    13.877    mul2/imag_sum_carry__0_i_6[0]
    SLICE_X103Y34        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.233 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    14.941    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.314 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    15.717    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    15.841 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    15.841    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.373 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.373    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.612 r  add2/imag_sum_carry__0/O[2]
                         net (fo=1, routed)           0.000    16.612    reg6/output_data_reg[15]_2[14]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[14]/C

Slack:                    inf
  Source:                 M5_sel
                            (input port)
  Destination:            reg6/output_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.596ns  (logic 5.968ns (35.963%)  route 10.628ns (64.037%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  M5_sel (IN)
                         net (fo=0)                   0.000     0.000    M5_sel
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  M5_sel_IBUF_inst/O
                         net (fo=167, routed)         5.414     6.365    reg5/M5_sel_IBUF
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.489 r  reg5/mul_real_real__0_carry_i_11/O
                         net (fo=16, routed)          0.664     7.153    reg4/mul_real_imag__30_carry
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  reg4/mul_real_imag__0_carry_i_2__0/O
                         net (fo=1, routed)           0.873     8.150    mul2/imag_part_carry_0[1]
    SLICE_X98Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  mul2/mul_real_imag__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.554    mul2/mul_real_imag__0_carry_n_0
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  mul2/mul_real_imag__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.671    mul2/mul_real_imag__0_carry__0_n_0
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  mul2/mul_real_imag__0_carry__1/O[1]
                         net (fo=3, routed)           0.884     9.878    mul2/mul_real_imag__0_carry__1_n_6
    SLICE_X101Y36        LUT3 (Prop_lut3_I2_O)        0.306    10.184 r  mul2/mul_real_imag__86_carry__0_i_2__0/O
                         net (fo=1, routed)           0.473    10.656    mul2/mul_real_imag__86_carry__0_i_2__0_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.054 r  mul2/mul_real_imag__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.054    mul2/mul_real_imag__86_carry__0_n_0
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.388 r  mul2/mul_real_imag__86_carry__1/O[1]
                         net (fo=2, routed)           0.615    12.003    reg4/imag_part_carry__2_7[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.303    12.306 r  reg4/imag_part_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.306    mul2/imag_part_truncated1_carry_i_4__0[1]
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.949 r  mul2/imag_part_carry__2/O[3]
                         net (fo=4, routed)           0.595    13.544    reg4/imag_part_truncated2_carry__0[3]
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.333    13.877 r  reg4/imag_part_truncated2_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    13.877    mul2/imag_sum_carry__0_i_6[0]
    SLICE_X103Y34        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    14.233 f  mul2/imag_part_truncated2_carry__0/CO[0]
                         net (fo=8, routed)           0.708    14.941    reg4/imag_sum_carry__0_i_2__0_1[0]
    SLICE_X104Y33        LUT4 (Prop_lut4_I1_O)        0.373    15.314 r  reg4/imag_sum_carry_i_8/O
                         net (fo=1, routed)           0.403    15.717    reg4/imag_sum_carry_i_8_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.124    15.841 r  reg4/imag_sum_carry_i_4__0_comp/O
                         net (fo=1, routed)           0.000    15.841    add2/output_data_reg[11][0]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.373 r  add2/imag_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    16.373    add2/imag_sum_carry_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.596 r  add2/imag_sum_carry__0/O[0]
                         net (fo=1, routed)           0.000    16.596    reg6/output_data_reg[15]_2[12]
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.424    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.617     5.132    reg6/CLK
    SLICE_X105Y34        FDRE                                         r  reg6/output_data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_B[9]
                            (input port)
  Destination:            reg2/output_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.865%)  route 0.467ns (66.135%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  input_B[9] (IN)
                         net (fo=0)                   0.000     0.000    input_B[9]
    AA18                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  input_B_IBUF[9]_inst/O
                         net (fo=6, routed)           0.467     0.662    reg2/input_B_IBUF[9]
    SLICE_X106Y25        LUT6 (Prop_lut6_I1_O)        0.045     0.707 r  reg2/output_data[12]_i_1/O
                         net (fo=3, routed)           0.000     0.707    reg2/output_data[12]_i_1_n_0
    SLICE_X106Y25        FDRE                                         r  reg2/output_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.894     2.120    reg2/CLK
    SLICE_X106Y25        FDRE                                         r  reg2/output_data_reg[12]/C

Slack:                    inf
  Source:                 input_B[15]
                            (input port)
  Destination:            reg2/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.237ns (32.028%)  route 0.503ns (67.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  input_B[15] (IN)
                         net (fo=0)                   0.000     0.000    input_B[15]
    Y21                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  input_B_IBUF[15]_inst/O
                         net (fo=1, routed)           0.503     0.695    reg2/input_B_IBUF[15]
    SLICE_X110Y29        LUT4 (Prop_lut4_I3_O)        0.046     0.741 r  reg2/output_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.741    reg2/output_data[15]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  reg2/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.900     2.126    reg2/CLK
    SLICE_X110Y29        FDRE                                         r  reg2/output_data_reg[15]/C

Slack:                    inf
  Source:                 input_B[14]
                            (input port)
  Destination:            reg2/output_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.241ns (31.880%)  route 0.514ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB19                                              0.000     0.000 r  input_B[14] (IN)
                         net (fo=0)                   0.000     0.000    input_B[14]
    AB19                 IBUF (Prop_ibuf_I_O)         0.196     0.196 r  input_B_IBUF[14]_inst/O
                         net (fo=2, routed)           0.514     0.710    reg2/input_B_IBUF[14]
    SLICE_X110Y29        LUT3 (Prop_lut3_I2_O)        0.045     0.755 r  reg2/output_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.755    reg2/output_data[14]_i_1_n_0
    SLICE_X110Y29        FDRE                                         r  reg2/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.900     2.126    reg2/CLK
    SLICE_X110Y29        FDRE                                         r  reg2/output_data_reg[14]/C

Slack:                    inf
  Source:                 input_A[15]
                            (input port)
  Destination:            reg1/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.243ns (30.806%)  route 0.545ns (69.194%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  input_A[15] (IN)
                         net (fo=0)                   0.000     0.000    input_A[15]
    AB17                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  input_A_IBUF[15]_inst/O
                         net (fo=1, routed)           0.545     0.740    reg1/input_A_IBUF[15]
    SLICE_X106Y23        LUT4 (Prop_lut4_I3_O)        0.048     0.788 r  reg1/output_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.788    reg1/input_data[15]
    SLICE_X106Y23        FDRE                                         r  reg1/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.895     2.121    reg1/CLK
    SLICE_X106Y23        FDRE                                         r  reg1/output_data_reg[15]/C

Slack:                    inf
  Source:                 input_B[7]
                            (input port)
  Destination:            reg2/output_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.188ns (23.758%)  route 0.604ns (76.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  input_B[7] (IN)
                         net (fo=0)                   0.000     0.000    input_B[7]
    W18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  input_B_IBUF[7]_inst/O
                         net (fo=1, routed)           0.604     0.793    reg2/input_B_IBUF[7]
    SLICE_X105Y26        FDRE                                         r  reg2/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.867     2.093    reg2/CLK
    SLICE_X105Y26        FDRE                                         r  reg2/output_data_reg[7]/C

Slack:                    inf
  Source:                 input_C[5]
                            (input port)
  Destination:            reg3/output_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.170ns (21.297%)  route 0.628ns (78.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  input_C[5] (IN)
                         net (fo=0)                   0.000     0.000    input_C[5]
    V19                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  input_C_IBUF[5]_inst/O
                         net (fo=1, routed)           0.628     0.798    reg3/input_C_IBUF[5]
    SLICE_X97Y36         FDRE                                         r  reg3/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.876     2.102    reg3/CLK
    SLICE_X97Y36         FDRE                                         r  reg3/output_data_reg[5]/C

Slack:                    inf
  Source:                 input_C[4]
                            (input port)
  Destination:            reg3/output_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.206ns (25.521%)  route 0.601ns (74.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 r  input_C[4] (IN)
                         net (fo=0)                   0.000     0.000    input_C[4]
    AA22                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  input_C_IBUF[4]_inst/O
                         net (fo=1, routed)           0.601     0.806    reg3/input_C_IBUF[4]
    SLICE_X99Y33         FDRE                                         r  reg3/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.874     2.100    reg3/CLK
    SLICE_X99Y33         FDRE                                         r  reg3/output_data_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg7/output_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.156ns (19.045%)  route 0.663ns (80.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  rst_IBUF_inst/O
                         net (fo=147, routed)         0.663     0.819    reg7/SR[0]
    SLICE_X112Y33        FDRE                                         r  reg7/output_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.904     2.130    reg7/CLK
    SLICE_X112Y33        FDRE                                         r  reg7/output_data_reg[11]/C

Slack:                    inf
  Source:                 input_B[1]
                            (input port)
  Destination:            reg2/output_data_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.165ns (19.915%)  route 0.664ns (80.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  input_B[1] (IN)
                         net (fo=0)                   0.000     0.000    input_B[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  input_B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.664     0.829    reg2/input_B_IBUF[1]
    SLICE_X101Y24        FDRE                                         r  reg2/output_data_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.865     2.091    reg2/CLK
    SLICE_X101Y24        FDRE                                         r  reg2/output_data_reg[1]_replica/C

Slack:                    inf
  Source:                 input_A[14]
                            (input port)
  Destination:            reg1/output_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.234ns (27.526%)  route 0.617ns (72.474%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  input_A[14] (IN)
                         net (fo=0)                   0.000     0.000    input_A[14]
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  input_A_IBUF[14]_inst/O
                         net (fo=2, routed)           0.617     0.806    reg1/input_A_IBUF[14]
    SLICE_X106Y23        LUT3 (Prop_lut3_I2_O)        0.045     0.851 r  reg1/output_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.851    reg1/input_data[14]
    SLICE_X106Y23        FDRE                                         r  reg1/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.895     2.121    reg1/CLK
    SLICE_X106Y23        FDRE                                         r  reg1/output_data_reg[14]/C





