lbl_80C04518:
/* 80C04518 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80C0451C 00000004  7C 08 02 A6 */	mflr r0
/* 80C04520 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80C04524 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80C04528 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80C0452C 00000014  2C 04 00 00 */	cmpwi r4, 0
/* 80C04530 00000018  41 82 00 18 */	beq lbl_80C04548
/* 80C04534 0000001C  38 80 00 1C */	li r4, 0x1c
/* 80C04538 00000020  38 A0 00 01 */	li r5, 1
/* 80C0453C 00000024  C0 3F 0A 98 */	lfs f1, 0xa98(r31)
/* 80C04540 00000028  4B FF CF B5 */	bl setFaceAnm__11daObj_GrA_cFibf
/* 80C04544 0000002C  48 00 00 5C */	b lbl_80C045A0
lbl_80C04548:
/* 80C04548 00000000  38 80 00 01 */	li r4, 1
/* 80C0454C 00000004  88 1F 07 F1 */	lbz r0, 0x7f1(r31)
/* 80C04550 00000008  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 80C04554 0000000C  40 82 00 1C */	bne lbl_80C04570
/* 80C04558 00000010  3C 60 00 00 */	lis r3, lit_4333@ha /* 80C0FB98 */
/* 80C0455C 00000014  C0 23 00 00 */	lfs f1, lit_4333@l(r3) /* 80C0FB98 */
/* 80C04560 00000018  C0 1F 07 F8 */	lfs f0, 0x7f8(r31)
/* 80C04564 0000001C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80C04568 00000020  41 82 00 08 */	beq lbl_80C04570
/* 80C0456C 00000024  38 80 00 00 */	li r4, 0
lbl_80C04570:
/* 80C04570 00000000  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 80C04574 00000004  41 82 00 2C */	beq lbl_80C045A0
/* 80C04578 00000008  7F E3 FB 78 */	mr r3, r31
/* 80C0457C 0000000C  38 80 00 00 */	li r4, 0
/* 80C04580 00000010  3C A0 00 00 */	lis r5, lit_4618@ha /* 80C0FBB4 */
/* 80C04584 00000014  C0 25 00 00 */	lfs f1, lit_4618@l(r5) /* 80C0FBB4 */
/* 80C04588 00000018  4B FF D2 25 */	bl setFaceMotion__11daObj_GrA_cFif
/* 80C0458C 0000001C  7F E3 FB 78 */	mr r3, r31
/* 80C04590 00000020  38 80 00 16 */	li r4, 0x16
/* 80C04594 00000024  38 A0 00 01 */	li r5, 1
/* 80C04598 00000028  C0 3F 0A 98 */	lfs f1, 0xa98(r31)
/* 80C0459C 0000002C  4B FF CF 59 */	bl setFaceAnm__11daObj_GrA_cFibf
lbl_80C045A0:
/* 80C045A0 00000000  38 60 00 01 */	li r3, 1
/* 80C045A4 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80C045A8 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80C045AC 0000000C  7C 08 03 A6 */	mtlr r0
/* 80C045B0 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 80C045B4 00000014  4E 80 00 20 */	blr 
