Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 23 23:14:41 2019
| Host         : DESKTOP-MKHGP38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -pb Basys3_Top_timing_summary_routed.pb -rpx Basys3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.980        0.000                      0                 1096        0.051        0.000                      0                 1096        3.750        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.980        0.000                      0                 1096        0.051        0.000                      0                 1096        3.750        0.000                       0                   538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.568ns (28.605%)  route 6.409ns (71.395%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          1.211    13.930    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I4_O)        0.124    14.054 r  cpu/if_id/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    14.054    cpu/pc/D[29]
    SLICE_X49Y28         FDCE                                         r  cpu/pc/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439    14.780    cpu/pc/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  cpu/pc/pc_reg[29]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X49Y28         FDCE (Setup_fdce_C_D)        0.029    15.034    cpu/pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.568ns (28.778%)  route 6.356ns (71.222%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          1.157    13.876    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    14.000 r  cpu/if_id/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    14.000    cpu/pc/D[25]
    SLICE_X48Y28         FDCE                                         r  cpu/pc/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439    14.780    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y28         FDCE                                         r  cpu/pc/pc_reg[25]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.029    15.034    cpu/pc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.568ns (28.948%)  route 6.303ns (71.052%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          1.105    13.823    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.947 r  cpu/if_id/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    13.947    cpu/pc/D[31]
    SLICE_X48Y28         FDCE                                         r  cpu/pc/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439    14.780    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y28         FDCE                                         r  cpu/pc/pc_reg[31]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.031    15.036    cpu/pc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 2.568ns (29.027%)  route 6.279ns (70.973%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          1.080    13.799    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.923 r  cpu/if_id/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    13.923    cpu/pc/D[30]
    SLICE_X46Y28         FDCE                                         r  cpu/pc/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.436    14.777    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y28         FDCE                                         r  cpu/pc/pc_reg[30]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.081    15.083    cpu/pc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 2.568ns (29.240%)  route 6.215ns (70.760%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          1.016    13.735    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.859 r  cpu/if_id/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    13.859    cpu/pc/D[27]
    SLICE_X48Y27         FDCE                                         r  cpu/pc/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  cpu/pc/pc_reg[27]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.029    15.032    cpu/pc/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.568ns (29.312%)  route 6.193ns (70.688%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          0.994    13.713    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.837 r  cpu/if_id/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    13.837    cpu/pc/D[15]
    SLICE_X46Y24         FDCE                                         r  cpu/pc/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.431    14.772    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  cpu/pc/pc_reg[15]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.081    15.078    cpu/pc/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 2.568ns (29.372%)  route 6.175ns (70.628%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          0.977    13.695    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.819 r  cpu/if_id/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    13.819    cpu/pc/D[18]
    SLICE_X46Y23         FDCE                                         r  cpu/pc/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.433    14.774    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/pc/pc_reg[18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.079    15.078    cpu/pc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 2.568ns (29.395%)  route 6.168ns (70.605%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          0.970    13.689    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.813 r  cpu/if_id/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    13.813    cpu/pc/D[28]
    SLICE_X46Y28         FDCE                                         r  cpu/pc/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.436    14.777    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y28         FDCE                                         r  cpu/pc/pc_reg[28]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.077    15.079    cpu/pc/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.568ns (29.498%)  route 6.138ns (70.502%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          0.939    13.658    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  cpu/if_id/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    13.782    cpu/pc/D[26]
    SLICE_X46Y27         FDCE                                         r  cpu/pc/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  cpu/pc/pc_reg[26]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDCE (Setup_fdce_C_D)        0.081    15.081    cpu/pc/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.568ns (29.511%)  route 6.134ns (70.489%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.419     5.495 f  cpu/mem_wb/wb_wraddr_reg[0]/Q
                         net (fo=98, routed)          0.759     6.254    cpu/mem_wb/wb_wraddr_reg[4]_0[0]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.553 f  cpu/mem_wb/ex_opr2[4]_i_4/O
                         net (fo=1, routed)           0.452     7.005    cpu/mem_wb/ex_opr2[4]_i_4_n_1
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  cpu/mem_wb/ex_opr2[4]_i_2/O
                         net (fo=32, routed)          1.017     8.146    cpu/mem_wb/wb_wreg_reg_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.270 f  cpu/mem_wb/ex_opr2[26]_i_2/O
                         net (fo=1, routed)           0.816     9.086    cpu/if_id/ex_opr2_reg[26]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.236 r  cpu/if_id/ex_opr2[26]_i_1/O
                         net (fo=2, routed)           0.658     9.894    cpu/if_id/id_inst_reg[15]_1[26]
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.355    10.249 f  cpu/if_id/br_flag0_carry__1_i_10/O
                         net (fo=1, routed)           0.823    11.072    cpu/if_id/br_flag0_carry__1_i_10_n_1
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.196 r  cpu/if_id/br_flag0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.196    cpu/id/pc[31]_i_5[0]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.732 r  cpu/id/br_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.674    12.406    cpu/if_id/CO[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.313    12.719 r  cpu/if_id/pc[31]_i_5/O
                         net (fo=32, routed)          0.935    13.654    cpu/if_id/pc[31]_i_5_n_1
    SLICE_X46Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.778 r  cpu/if_id/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    13.778    cpu/pc/D[24]
    SLICE_X46Y26         FDCE                                         r  cpu/pc/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.433    14.774    cpu/pc/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  cpu/pc/pc_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDCE (Setup_fdce_C_D)        0.079    15.078    cpu/pc/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram/scan_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ca_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.189ns (44.850%)  route 0.232ns (55.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.557     1.440    ram/CLK
    SLICE_X33Y17         FDCE                                         r  ram/scan_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ram/scan_reg[1]/Q
                         net (fo=7, routed)           0.232     1.814    ram/scan[1]
    SLICE_X41Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.862 r  ram/ca[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    ram/ca[2]
    SLICE_X41Y17         FDCE                                         r  ram/ca_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.825     1.952    ram/CLK
    SLICE_X41Y17         FDCE                                         r  ram/ca_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.107     1.810    ram/ca_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ram/scan_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ca_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.557     1.440    ram/CLK
    SLICE_X33Y17         FDCE                                         r  ram/scan_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ram/scan_reg[1]/Q
                         net (fo=7, routed)           0.232     1.814    ram/scan[1]
    SLICE_X41Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  ram/ca[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    ram/ca[1]
    SLICE_X41Y17         FDCE                                         r  ram/ca_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.825     1.952    ram/CLK
    SLICE_X41Y17         FDCE                                         r  ram/ca_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.091     1.794    ram/ca_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu/id_ex/ex_opr2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_mem/mem_m_dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.043%)  route 0.201ns (46.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.553     1.436    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  cpu/id_ex/ex_opr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  cpu/id_ex/ex_opr2_reg[8]/Q
                         net (fo=17, routed)          0.201     1.765    cpu/id_ex/ex_opr2[8]
    SLICE_X32Y22         LUT5 (Prop_lut5_I4_O)        0.099     1.864 r  cpu/id_ex/mem_m_dout[8]_i_1/O
                         net (fo=1, routed)           0.000     1.864    cpu/ex_mem/mem_m_dout_reg[31]_0[8]
    SLICE_X32Y22         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.819     1.946    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X32Y22         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[8]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X32Y22         FDCE (Hold_fdce_C_D)         0.092     1.789    cpu/ex_mem/mem_m_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/id_ex/ex_opr2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_mem/mem_m_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.671%)  route 0.295ns (61.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.555     1.438    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X37Y19         FDCE                                         r  cpu/id_ex/ex_opr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  cpu/id_ex/ex_opr2_reg[3]/Q
                         net (fo=18, routed)          0.295     1.874    cpu/id_ex/ex_opr2[3]
    SLICE_X34Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.919 r  cpu/id_ex/mem_m_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    cpu/ex_mem/mem_m_dout_reg[31]_0[3]
    SLICE_X34Y17         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[3]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.121     1.822    cpu/ex_mem/mem_m_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_alures_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.654%)  route 0.321ns (63.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.554     1.437    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  cpu/mem_wb/wb_alures_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  cpu/mem_wb/wb_alures_reg[6]/Q
                         net (fo=2, routed)           0.195     1.773    cpu/mem_wb/wb_alures[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  cpu/mem_wb/GPR_reg_r1_0_31_6_11_i_2/O
                         net (fo=5, routed)           0.127     1.945    cpu/rf/GPR_reg_r2_0_31_6_11/DIA0
    SLICE_X34Y20         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.820     1.947    cpu/rf/GPR_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y20         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.845    cpu/rf/GPR_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.830%)  route 0.232ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/mem_wb/wb_wraddr_reg[3]/Q
                         net (fo=98, routed)          0.232     1.812    cpu/rf/GPR_reg_r2_0_31_0_5/ADDRD3
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/rf/GPR_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.712    cpu/rf/GPR_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.830%)  route 0.232ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/mem_wb/wb_wraddr_reg[3]/Q
                         net (fo=98, routed)          0.232     1.812    cpu/rf/GPR_reg_r2_0_31_0_5/ADDRD3
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/rf/GPR_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.712    cpu/rf/GPR_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.830%)  route 0.232ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/mem_wb/wb_wraddr_reg[3]/Q
                         net (fo=98, routed)          0.232     1.812    cpu/rf/GPR_reg_r2_0_31_0_5/ADDRD3
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/rf/GPR_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.712    cpu/rf/GPR_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.830%)  route 0.232ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/mem_wb/wb_wraddr_reg[3]/Q
                         net (fo=98, routed)          0.232     1.812    cpu/rf/GPR_reg_r2_0_31_0_5/ADDRD3
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/rf/GPR_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.712    cpu/rf/GPR_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.830%)  route 0.232ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/mem_wb/wb_wraddr_reg[3]/Q
                         net (fo=98, routed)          0.232     1.812    cpu/rf/GPR_reg_r2_0_31_0_5/ADDRD3
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.950    cpu/rf/GPR_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y18         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.712    cpu/rf/GPR_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y18   cpu/ex_mem/mem_m_dout_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X34Y19   cpu/ex_mem/mem_m_dout_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y20   cpu/ex_mem/mem_m_dout_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y19   cpu/ex_mem/mem_m_dout_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y22   cpu/ex_mem/mem_m_dout_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y22   cpu/ex_mem/mem_m_dout_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y17   cpu/ex_mem/mem_m_wen_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X42Y18   cpu/ex_mem/mem_wraddr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y18   cpu/ex_mem/mem_wraddr_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y23   cpu/rf/GPR_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y23   cpu/rf/GPR_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y26   cpu/rf/GPR_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y26   cpu/rf/GPR_reg_r1_0_31_30_31/RAMA/CLK



