library IEEE;
use IEEE.std_logic_1164.all;

entity FourBitNot is
	port(a: in std_logic_vector(3 downto 0); s: out std_logic_vector(3 downto 0);
end entity;	