git clone --depth 1 --no-tags https://github.com/erquintana/cadence_sv_certif_course.git f:/verilog_sva_gh_scraper/data/full_repos/666172449
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/vito-uart.git f:/verilog_sva_gh_scraper/data/full_repos/666084041
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Design_and_Verification_of_UART_module.git f:/verilog_sva_gh_scraper/data/full_repos/659343650
git clone --depth 1 --no-tags https://github.com/prernamittal/VerilogAlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/658557398
git clone --depth 1 --no-tags https://github.com/Aaargsv/Image-Processing-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/660199138
git clone --depth 1 --no-tags https://github.com/dsmv/2023-lalambda-fpga-labs.git f:/verilog_sva_gh_scraper/data/full_repos/661536481
git clone --depth 1 --no-tags https://github.com/erquintana/hardware_engineer_space.git f:/verilog_sva_gh_scraper/data/full_repos/667929370
git clone --depth 1 --no-tags https://github.com/nurullahayv/AXI4-Lite_Verification_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/667018047
git clone --depth 1 --no-tags https://github.com/username9896/Task-3.1P-SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/673891394
git clone --depth 1 --no-tags https://github.com/R-Rjn/Uvm_learning.git f:/verilog_sva_gh_scraper/data/full_repos/674212475
git clone --depth 1 --no-tags https://github.com/AlejoGazagne/ArquitecturaDeComputadorasI.git f:/verilog_sva_gh_scraper/data/full_repos/673564294
git clone --depth 1 --no-tags https://github.com/XiaBin520/TileLink-to-CHI.git f:/verilog_sva_gh_scraper/data/full_repos/676804353
git clone --depth 1 --no-tags https://github.com/P-Shreyas-Shetty/d4c.git f:/verilog_sva_gh_scraper/data/full_repos/677230340
git clone --depth 1 --no-tags https://github.com/sudeepangadi/SV_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/675569289
git clone --depth 1 --no-tags https://github.com/Aadi3333/4.1SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/677629901
git clone --depth 1 --no-tags https://github.com/nananapo/whitespace_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/677714348
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/DRAM-Cache-System-for-Matrix-Calculation.git f:/verilog_sva_gh_scraper/data/full_repos/678985170
git clone --depth 1 --no-tags https://github.com/maj77/DCFD.git f:/verilog_sva_gh_scraper/data/full_repos/672528928
git clone --depth 1 --no-tags https://github.com/Revenant01/ALU_Verification_Environment_SV.git f:/verilog_sva_gh_scraper/data/full_repos/676000777
git clone --depth 1 --no-tags https://github.com/AnthonyHMR/amontero_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/680276254
git clone --depth 1 --no-tags https://github.com/kumaraman1408/MIPS_32.git f:/verilog_sva_gh_scraper/data/full_repos/681486556
git clone --depth 1 --no-tags https://github.com/bishalmondal001/FIFO_Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/682945335
git clone --depth 1 --no-tags https://github.com/nehagour-lab/Sequential_Circuit_DFF_RTL_VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/683174095
git clone --depth 1 --no-tags https://github.com/wesleyhuhuhu/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/683277416
git clone --depth 1 --no-tags https://github.com/stkrknds/SPI-master-SV.git f:/verilog_sva_gh_scraper/data/full_repos/682775412
git clone --depth 1 --no-tags https://github.com/Rohithgarde/sv_task.git f:/verilog_sva_gh_scraper/data/full_repos/681063548
git clone --depth 1 --no-tags https://github.com/HummockHamek/I2C_Protocol_Designing_and_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/681594823
git clone --depth 1 --no-tags https://github.com/mdrazuahamed/RTL_Design_and_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/673649880
git clone --depth 1 --no-tags https://github.com/salunke4/RISC-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/679938220
git clone --depth 1 --no-tags https://github.com/nkulkarni78/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/665998544
git clone --depth 1 --no-tags https://github.com/Anusha1617/UVM_basics.git f:/verilog_sva_gh_scraper/data/full_repos/663445924
git clone --depth 1 --no-tags https://github.com/codebjjung/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/675475337
git clone --depth 1 --no-tags https://github.com/vyom-elan/AMBA-APB-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/674309481
git clone --depth 1 --no-tags https://github.com/MrDoomsday/SHA.git f:/verilog_sva_gh_scraper/data/full_repos/658911774
git clone --depth 1 --no-tags https://github.com/YusukeSuzuki160/Verimaker.git f:/verilog_sva_gh_scraper/data/full_repos/661495098
git clone --depth 1 --no-tags https://github.com/Arashziyaei/DSD_PROJECT_SPRING2023.git f:/verilog_sva_gh_scraper/data/full_repos/661376458
git clone --depth 1 --no-tags https://github.com/Yazan-Habash114/UART.git f:/verilog_sva_gh_scraper/data/full_repos/660908231
git clone --depth 1 --no-tags https://github.com/rdrehmel/prism-sp.git f:/verilog_sva_gh_scraper/data/full_repos/661641819
git clone --depth 1 --no-tags https://github.com/Ulyzses/cs21_scp.git f:/verilog_sva_gh_scraper/data/full_repos/658711916
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/SystemVerilog_Test.git f:/verilog_sva_gh_scraper/data/full_repos/660966969
git clone --depth 1 --no-tags https://github.com/yashwant4756/Universal-Verification-Methodology-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/662978296
git clone --depth 1 --no-tags https://github.com/aswinsub/Code-Converters-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669413416
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/669806246
git clone --depth 1 --no-tags https://github.com/moechaker/DAC_SPI_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/669949801
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Phase_Mixer_CDR.git f:/verilog_sva_gh_scraper/data/full_repos/671458519
git clone --depth 1 --no-tags https://github.com/rohith2h2/100_days_of_rtl_design.git f:/verilog_sva_gh_scraper/data/full_repos/672673816
git clone --depth 1 --no-tags https://github.com/3820bilal/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/675187585
git clone --depth 1 --no-tags https://github.com/vishalvp123/Constraints.git f:/verilog_sva_gh_scraper/data/full_repos/676059870
git clone --depth 1 --no-tags https://github.com/stevenli518/CuBoulder_ECEN3002_FPGADesign.git f:/verilog_sva_gh_scraper/data/full_repos/676751659
git clone --depth 1 --no-tags https://github.com/rawnies2/ECE-385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/677108304
git clone --depth 1 --no-tags https://github.com/eu820120/Asynchronous-FIFO-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/672142052
git clone --depth 1 --no-tags https://github.com/SAG0RA/sgomez_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/680922037
git clone --depth 1 --no-tags https://github.com/alok2802/D-ff-verification.git f:/verilog_sva_gh_scraper/data/full_repos/679877659
git clone --depth 1 --no-tags https://github.com/nehagour-lab/FIFO_RTL_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/682757672
git clone --depth 1 --no-tags https://github.com/elizabethkooiman/Kooiman_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/683096708
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_Intro.git f:/verilog_sva_gh_scraper/data/full_repos/678875141
git clone --depth 1 --no-tags https://github.com/moechaker/AXI_Memory_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/679149379
git clone --depth 1 --no-tags https://github.com/riteish06/FIFO-design-and-verification-using-Verilog-SV.git f:/verilog_sva_gh_scraper/data/full_repos/684163780
git clone --depth 1 --no-tags https://github.com/harshreddyP/dram_PHY.git f:/verilog_sva_gh_scraper/data/full_repos/683696738
git clone --depth 1 --no-tags https://github.com/franknguen/RTL_RISV_exam.git f:/verilog_sva_gh_scraper/data/full_repos/684113832
git clone --depth 1 --no-tags https://github.com/thinhngo11/Transaction-Level-Constraint.git f:/verilog_sva_gh_scraper/data/full_repos/674440429
git clone --depth 1 --no-tags https://github.com/marigmsc/projeto-IH-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/674815173
git clone --depth 1 --no-tags https://github.com/kakash221996/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/681699578
git clone --depth 1 --no-tags https://github.com/amarendrapradhan/AXI4-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/681745253
git clone --depth 1 --no-tags https://github.com/kavanachidananda/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/682161875
git clone --depth 1 --no-tags https://github.com/shriram616/UVM_learning_series.git f:/verilog_sva_gh_scraper/data/full_repos/680176265
git clone --depth 1 --no-tags https://github.com/FernandoWelzel/SV-Template.git f:/verilog_sva_gh_scraper/data/full_repos/680293674
git clone --depth 1 --no-tags https://github.com/ThreeBridge/AXI_LITE.git f:/verilog_sva_gh_scraper/data/full_repos/680506361
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/AMBA-AHB3-Lite-Slave-Protocol-Verification-.git f:/verilog_sva_gh_scraper/data/full_repos/660754060
git clone --depth 1 --no-tags https://github.com/CapSylar/yarc.git f:/verilog_sva_gh_scraper/data/full_repos/678052857
git clone --depth 1 --no-tags https://github.com/Toporas-Tudor-Andrei/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/658954108
git clone --depth 1 --no-tags https://github.com/warrebe/Arbiter-SV-Design.git f:/verilog_sva_gh_scraper/data/full_repos/659408706
git clone --depth 1 --no-tags https://github.com/namiwijeuom/UART-Implementation-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/661574992
git clone --depth 1 --no-tags https://github.com/anshb24/SV-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/663766496
git clone --depth 1 --no-tags https://github.com/adrianmc15/SA-CERN-FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/667174443
git clone --depth 1 --no-tags https://github.com/Sufiyan-Ahmed-khan/intelunnati_Ace.git f:/verilog_sva_gh_scraper/data/full_repos/666481333
git clone --depth 1 --no-tags https://github.com/pallavikayla59/APB_ram.git f:/verilog_sva_gh_scraper/data/full_repos/667915834
git clone --depth 1 --no-tags https://github.com/AnubhavSinghPawar/Automatic-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/683133238
git clone --depth 1 --no-tags https://github.com/mdanilow/fpga_utils.git f:/verilog_sva_gh_scraper/data/full_repos/683557892
git clone --depth 1 --no-tags https://github.com/A7med3id10/I2C_Bus.git f:/verilog_sva_gh_scraper/data/full_repos/681365774
git clone --depth 1 --no-tags https://github.com/Amith-Joy/Pipelined_CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/680906453
git clone --depth 1 --no-tags https://github.com/tejaskalburgi/MIPS-32-Bit-Pipelined-Processor-Implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/680889425
git clone --depth 1 --no-tags https://github.com/psjsptcoder/Design_and_Simulation_of_32-bit_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/683029908
git clone --depth 1 --no-tags https://github.com/jagadeeshtummala/UVM_Testbench_Parallel_Load_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/669953858
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/FSM_SECURITY_VERIFICAATION.git f:/verilog_sva_gh_scraper/data/full_repos/678881127
git clone --depth 1 --no-tags https://github.com/NicBrito/ProjetoIH.git f:/verilog_sva_gh_scraper/data/full_repos/680137786
git clone --depth 1 --no-tags https://github.com/Sondhig/Hardware-Decompressor-.git f:/verilog_sva_gh_scraper/data/full_repos/680229488
git clone --depth 1 --no-tags https://github.com/Bojorge/vsm_digital-design-lab-2023.git f:/verilog_sva_gh_scraper/data/full_repos/680276053
git clone --depth 1 --no-tags https://github.com/Indifference061/MIPS-PipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/658181457
git clone --depth 1 --no-tags https://github.com/umanggarg96/axiom-vip.git f:/verilog_sva_gh_scraper/data/full_repos/660340800
git clone --depth 1 --no-tags https://github.com/SayakaNabatame/Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/661136256
git clone --depth 1 --no-tags https://github.com/MoistReindeer/HDL-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/661272507
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/Single_Port_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/673394237
git clone --depth 1 --no-tags https://github.com/PrathammGupta/Task3.1.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/673886610
git clone --depth 1 --no-tags https://github.com/Nagarjun444/ALU_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/673274142
git clone --depth 1 --no-tags https://github.com/lenguyen8888/VerilogExamples.git f:/verilog_sva_gh_scraper/data/full_repos/676126294
git clone --depth 1 --no-tags https://github.com/galich1/Elastic_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/676154164
git clone --depth 1 --no-tags https://github.com/LucasDamo22/uart-32-bit.git f:/verilog_sva_gh_scraper/data/full_repos/676582596
git clone --depth 1 --no-tags https://github.com/hassanilyas000-10xe/AMBA-AHB-3-LITE-VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/661691696
git clone --depth 1 --no-tags https://github.com/jpaoad31/9-Bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/680234887
