|Computer
LED_B <= decode2_4:inst3.Y[2]
M[1] <= lpm_rom0:inst.q[0]
M[2] <= lpm_rom0:inst.q[1]
M[3] <= lpm_rom0:inst.q[2]
M[4] <= lpm_rom0:inst.q[3]
M[5] <= lpm_rom0:inst.q[4]
M[6] <= lpm_rom0:inst.q[5]
M[7] <= lpm_rom0:inst.q[6]
M[8] <= lpm_rom0:inst.q[7]
M[9] <= lpm_rom0:inst.q[8]
M[10] <= lpm_rom0:inst.q[9]
M[11] <= lpm_rom0:inst.q[10]
M[12] <= lpm_rom0:inst.q[11]
M[13] <= lpm_rom0:inst.q[12]
M[14] <= lpm_rom0:inst.q[13]
M[15] <= lpm_rom0:inst.q[14]
M[16] <= lpm_rom0:inst.q[15]
M[17] <= lpm_rom0:inst.q[16]
M[18] <= lpm_rom0:inst.q[17]
M[19] <= lpm_rom0:inst.q[18]
M[20] <= lpm_rom0:inst.q[19]
M[21] <= lpm_rom0:inst.q[20]
M[22] <= lpm_rom0:inst.q[21]
M[23] <= lpm_rom0:inst.q[22]
M[24] <= lpm_rom0:inst.q[23]
CLK1 => t4:timing.CLK1
STEP => t4:timing.RST1
uaddr[1] <= uARReg:inst9.q[1]
uaddr[2] <= uARReg:inst9.q[2]
uaddr[3] <= uARReg:inst9.q[3]
uaddr[4] <= uARReg:inst9.q[4]
uaddr[5] <= uARReg:inst9.q[5]
uaddr[6] <= uARReg:inst9.q[6]
RST1 => uARReg:inst9.CLR
RST1 => lpm_counter0:inst7.aclr
SE[1] <= uControl2:inst1.SE[1]
SE[2] <= uControl2:inst1.SE[2]
SE[3] <= uControl2:inst1.SE[3]
SE[4] <= uControl2:inst1.SE[4]
SE[5] <= uControl2:inst1.SE[5]
SE[6] <= uControl2:inst1.SE[6]
T3 <= t4:timing.T3
bus[0] <= lpm_mux6:inst34.result[0]
bus[1] <= lpm_mux6:inst34.result[1]
bus[2] <= lpm_mux6:inst34.result[2]
bus[3] <= lpm_mux6:inst34.result[3]
bus[4] <= lpm_mux6:inst34.result[4]
bus[5] <= lpm_mux6:inst34.result[5]
bus[6] <= lpm_mux6:inst34.result[6]
bus[7] <= lpm_mux6:inst34.result[7]
bus[8] <= lpm_mux6:inst34.result[8]
bus[9] <= lpm_mux6:inst34.result[9]
bus[10] <= lpm_mux6:inst34.result[10]
bus[11] <= lpm_mux6:inst34.result[11]
bus[12] <= lpm_mux6:inst34.result[12]
bus[13] <= lpm_mux6:inst34.result[13]
bus[14] <= lpm_mux6:inst34.result[14]
bus[15] <= lpm_mux6:inst34.result[15]
SP_B <= decodeb:inst23.SP_B
Ans[0] <= 273_2:inst32.Q[0]
Ans[1] <= 273_2:inst32.Q[1]
Ans[2] <= 273_2:inst32.Q[2]
Ans[3] <= 273_2:inst32.Q[3]
Ans[4] <= 273_2:inst32.Q[4]
Ans[5] <= 273_2:inst32.Q[5]
Ans[6] <= 273_2:inst32.Q[6]
Ans[7] <= 273_2:inst32.Q[7]
Ans[8] <= 273_2:inst32.Q[8]
Ans[9] <= 273_2:inst32.Q[9]
Ans[10] <= 273_2:inst32.Q[10]
Ans[11] <= 273_2:inst32.Q[11]
Ans[12] <= 273_2:inst32.Q[12]
Ans[13] <= 273_2:inst32.Q[13]
Ans[14] <= 273_2:inst32.Q[14]
Ans[15] <= 273_2:inst32.Q[15]
LDSP <= decodea:inst22.LDSP
d0[0] => lpm_mux1:inst15.data0x[0]
d0[0] => inst17[0].DATAIN
d0[1] => lpm_mux1:inst15.data0x[1]
d0[1] => inst17[1].DATAIN
d0[2] => lpm_mux1:inst15.data0x[2]
d0[2] => inst17[2].DATAIN
d0[3] => lpm_mux1:inst15.data0x[3]
d0[3] => inst17[3].DATAIN
d0[4] => lpm_mux1:inst15.data0x[4]
d0[4] => inst17[4].DATAIN
d0[5] => lpm_mux1:inst15.data0x[5]
d0[5] => inst17[5].DATAIN
d0[6] => lpm_mux1:inst15.data0x[6]
d0[6] => inst17[6].DATAIN
d0[7] => lpm_mux1:inst15.data0x[7]
d0[7] => inst17[7].DATAIN
d0[8] => lpm_mux1:inst15.data0x[8]
d0[8] => inst17[8].DATAIN
d0[9] => lpm_mux1:inst15.data0x[9]
d0[9] => inst17[9].DATAIN
d0[10] => lpm_mux1:inst15.data0x[10]
d0[10] => inst17[10].DATAIN
d0[11] => lpm_mux1:inst15.data0x[11]
d0[11] => inst17[11].DATAIN
d0[12] => lpm_mux1:inst15.data0x[12]
d0[12] => inst17[12].DATAIN
d0[13] => lpm_mux1:inst15.data0x[13]
d0[13] => inst17[13].DATAIN
d0[14] => lpm_mux1:inst15.data0x[14]
d0[14] => inst17[14].DATAIN
d0[15] => lpm_mux1:inst15.data0x[15]
d0[15] => inst17[15].DATAIN
LDAR <= decodea:inst22.LDAR
PC_B <= decodeb:inst23.PC_B
PC[0] <= lpm_counter0:inst7.q[0]
PC[1] <= lpm_counter0:inst7.q[1]
PC[2] <= lpm_counter0:inst7.q[2]
PC[3] <= lpm_counter0:inst7.q[3]
PC[4] <= lpm_counter0:inst7.q[4]
PC[5] <= lpm_counter0:inst7.q[5]
PC[6] <= lpm_counter0:inst7.q[6]
PC[7] <= lpm_counter0:inst7.q[7]
PC[8] <= lpm_counter0:inst7.q[8]
PC[9] <= lpm_counter0:inst7.q[9]
PC[10] <= lpm_counter0:inst7.q[10]
PC[11] <= lpm_counter0:inst7.q[11]
PC[12] <= lpm_counter0:inst7.q[12]
PC[13] <= lpm_counter0:inst7.q[13]
PC[14] <= lpm_counter0:inst7.q[14]
PC[15] <= lpm_counter0:inst7.q[15]
LDPC <= decodec:inst2.LDPC
I[0] <= 273_2:inst30.Q[0]
I[1] <= 273_2:inst30.Q[1]
I[2] <= 273_2:inst30.Q[2]
I[3] <= 273_2:inst30.Q[3]
I[4] <= 273_2:inst30.Q[4]
I[5] <= 273_2:inst30.Q[5]
I[6] <= 273_2:inst30.Q[6]
I[7] <= 273_2:inst30.Q[7]
I[8] <= 273_2:inst30.Q[8]
I[9] <= 273_2:inst30.Q[9]
I[10] <= 273_2:inst30.Q[10]
I[11] <= 273_2:inst30.Q[11]
I[12] <= 273_2:inst30.Q[12]
I[13] <= 273_2:inst30.Q[13]
I[14] <= 273_2:inst30.Q[14]
I[15] <= 273_2:inst30.Q[15]
SEL[0] <= 74148:inst44.A0N
SEL[1] <= 74148:inst44.A1N
SEL[2] <= 74148:inst44.A2N
RAM_B <= decode2_4:inst3.Y[1]
RI_B <= decodeb:inst23.R2_B
RD_B <= decodeb:inst23.R1_B
RS_B <= decodeb:inst23.R0_B
SW_B <= decode2_4:inst3.Y[0]
SWA => uControl2:inst1.SWA
SWB => uControl2:inst1.SWB
P[1] <= decodec:inst2.P[1]
P[2] <= decodec:inst2.P[2]
P[3] <= decodec:inst2.P[3]
P[4] <= decodec:inst2.P[4]
in[0] <= inst17[0].DB_MAX_OUTPUT_PORT_TYPE
in[1] <= inst17[1].DB_MAX_OUTPUT_PORT_TYPE
in[2] <= inst17[2].DB_MAX_OUTPUT_PORT_TYPE
in[3] <= inst17[3].DB_MAX_OUTPUT_PORT_TYPE
in[4] <= inst17[4].DB_MAX_OUTPUT_PORT_TYPE
in[5] <= inst17[5].DB_MAX_OUTPUT_PORT_TYPE
in[6] <= inst17[6].DB_MAX_OUTPUT_PORT_TYPE
in[7] <= inst17[7].DB_MAX_OUTPUT_PORT_TYPE
in[8] <= inst17[8].DB_MAX_OUTPUT_PORT_TYPE
in[9] <= inst17[9].DB_MAX_OUTPUT_PORT_TYPE
in[10] <= inst17[10].DB_MAX_OUTPUT_PORT_TYPE
in[11] <= inst17[11].DB_MAX_OUTPUT_PORT_TYPE
in[12] <= inst17[12].DB_MAX_OUTPUT_PORT_TYPE
in[13] <= inst17[13].DB_MAX_OUTPUT_PORT_TYPE
in[14] <= inst17[14].DB_MAX_OUTPUT_PORT_TYPE
in[15] <= inst17[15].DB_MAX_OUTPUT_PORT_TYPE
led[0] <= 273_2:inst24.Q[0]
led[1] <= 273_2:inst24.Q[1]
led[2] <= 273_2:inst24.Q[2]
led[3] <= 273_2:inst24.Q[3]
led[4] <= 273_2:inst24.Q[4]
led[5] <= 273_2:inst24.Q[5]
led[6] <= 273_2:inst24.Q[6]
led[7] <= 273_2:inst24.Q[7]
led[8] <= 273_2:inst24.Q[8]
led[9] <= 273_2:inst24.Q[9]
led[10] <= 273_2:inst24.Q[10]
led[11] <= 273_2:inst24.Q[11]
led[12] <= 273_2:inst24.Q[12]
led[13] <= 273_2:inst24.Q[13]
led[14] <= 273_2:inst24.Q[14]
led[15] <= 273_2:inst24.Q[15]


|Computer|decode2_4:inst3
Y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[0] => inst.IN1
D[0] => inst10.IN0
D[0] => inst7.IN1
D[1] => inst.IN0
D[1] => inst6.IN0
D[1] => inst9.IN0


|Computer|lpm_rom0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|Computer|lpm_rom0:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t741:auto_generated.address_a[0]
address_a[1] => altsyncram_t741:auto_generated.address_a[1]
address_a[2] => altsyncram_t741:auto_generated.address_a[2]
address_a[3] => altsyncram_t741:auto_generated.address_a[3]
address_a[4] => altsyncram_t741:auto_generated.address_a[4]
address_a[5] => altsyncram_t741:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t741:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t741:auto_generated.q_a[0]
q_a[1] <= altsyncram_t741:auto_generated.q_a[1]
q_a[2] <= altsyncram_t741:auto_generated.q_a[2]
q_a[3] <= altsyncram_t741:auto_generated.q_a[3]
q_a[4] <= altsyncram_t741:auto_generated.q_a[4]
q_a[5] <= altsyncram_t741:auto_generated.q_a[5]
q_a[6] <= altsyncram_t741:auto_generated.q_a[6]
q_a[7] <= altsyncram_t741:auto_generated.q_a[7]
q_a[8] <= altsyncram_t741:auto_generated.q_a[8]
q_a[9] <= altsyncram_t741:auto_generated.q_a[9]
q_a[10] <= altsyncram_t741:auto_generated.q_a[10]
q_a[11] <= altsyncram_t741:auto_generated.q_a[11]
q_a[12] <= altsyncram_t741:auto_generated.q_a[12]
q_a[13] <= altsyncram_t741:auto_generated.q_a[13]
q_a[14] <= altsyncram_t741:auto_generated.q_a[14]
q_a[15] <= altsyncram_t741:auto_generated.q_a[15]
q_a[16] <= altsyncram_t741:auto_generated.q_a[16]
q_a[17] <= altsyncram_t741:auto_generated.q_a[17]
q_a[18] <= altsyncram_t741:auto_generated.q_a[18]
q_a[19] <= altsyncram_t741:auto_generated.q_a[19]
q_a[20] <= altsyncram_t741:auto_generated.q_a[20]
q_a[21] <= altsyncram_t741:auto_generated.q_a[21]
q_a[22] <= altsyncram_t741:auto_generated.q_a[22]
q_a[23] <= altsyncram_t741:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Computer|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|Computer|t4:timing
T1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
RST1 => inst.ACLR
RST1 => inst4.ACLR
RST1 => inst3.ACLR
RST1 => inst2.ACLR
RST1 => inst1.ACLR
CLK1 => inst13.IN0
S0 => 21mux:inst10.S
S0 => 21mux:inst9.S
T4 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
T3 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
T2 <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Computer|t4:timing|21mux:inst10
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Computer|t4:timing|21mux:inst9
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Computer|uARReg:inst9
q[1] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
SE[1] => inst40.PRESET
SE[2] => inst41.PRESET
SE[3] => inst42.PRESET
SE[4] => inst43.PRESET
SE[5] => inst44.PRESET
SE[6] => inst45.PRESET
CLR => inst.IN0
D[1] => inst40.DATAIN
D[2] => inst41.DATAIN
D[3] => inst42.DATAIN
D[4] => inst43.DATAIN
D[5] => inst44.DATAIN
D[6] => inst45.DATAIN
CLK => inst40.CLK
CLK => inst41.CLK
CLK => inst42.CLK
CLK => inst45.CLK
CLK => inst44.CLK
CLK => inst43.CLK


|Computer|uControl2:inst1
FC => ~NO_FANOUT~
FZ => ~NO_FANOUT~
T4 => comb~0.IN0
T4 => res[1].PRESET
T4 => res[2].PRESET
T4 => comb~1.IN0
T4 => res[6]~211.IN1
SWA => process_0~0.IN0
SWA => process_0~1.IN0
SWB => process_0~0.IN1
SWB => process_0~1.IN1
I[10] => Equal0.IN0
I[10] => Equal1.IN5
I[10] => Equal2.IN0
I[10] => Equal3.IN4
I[10] => Equal4.IN0
I[10] => Equal5.IN4
I[10] => Equal6.IN0
I[10] => Equal7.IN3
I[10] => Equal8.IN0
I[10] => Equal9.IN4
I[10] => Equal10.IN0
I[10] => Equal11.IN3
I[10] => Equal12.IN0
I[10] => Equal13.IN3
I[10] => Equal14.IN0
I[10] => Equal15.IN2
I[10] => Equal16.IN0
I[10] => Equal17.IN4
I[10] => Equal18.IN0
I[10] => Equal19.IN3
I[10] => Equal20.IN0
I[10] => Equal21.IN3
I[10] => Equal22.IN0
I[10] => Equal23.IN2
I[10] => Equal24.IN0
I[10] => Equal25.IN3
I[10] => Equal26.IN0
I[10] => Equal27.IN2
I[10] => Equal28.IN0
I[10] => Equal29.IN2
I[10] => Equal30.IN0
I[10] => Equal31.IN1
I[10] => Equal32.IN0
I[10] => Equal33.IN4
I[10] => Equal34.IN0
I[10] => Equal35.IN3
I[10] => Equal36.IN0
I[10] => Equal37.IN3
I[10] => Equal38.IN0
I[10] => Equal39.IN2
I[10] => Equal40.IN0
I[10] => Equal41.IN3
I[10] => Equal42.IN0
I[10] => Equal43.IN2
I[10] => Equal44.IN0
I[10] => Equal45.IN2
I[10] => Equal46.IN0
I[10] => Equal47.IN1
I[10] => Equal48.IN0
I[10] => Equal49.IN3
I[10] => Equal50.IN0
I[10] => Equal51.IN2
I[10] => Equal52.IN0
I[10] => Equal53.IN2
I[10] => Equal54.IN0
I[10] => Equal55.IN1
I[10] => Equal56.IN0
I[10] => Equal57.IN2
I[10] => Equal58.IN0
I[10] => Equal59.IN1
I[10] => Equal60.IN0
I[10] => Equal61.IN1
I[10] => Equal62.IN0
I[10] => Equal63.IN0
I[11] => Equal0.IN1
I[11] => Equal1.IN0
I[11] => Equal2.IN5
I[11] => Equal3.IN5
I[11] => Equal4.IN1
I[11] => Equal5.IN0
I[11] => Equal6.IN4
I[11] => Equal7.IN4
I[11] => Equal8.IN1
I[11] => Equal9.IN0
I[11] => Equal10.IN4
I[11] => Equal11.IN4
I[11] => Equal12.IN1
I[11] => Equal13.IN0
I[11] => Equal14.IN3
I[11] => Equal15.IN3
I[11] => Equal16.IN1
I[11] => Equal17.IN0
I[11] => Equal18.IN4
I[11] => Equal19.IN4
I[11] => Equal20.IN1
I[11] => Equal21.IN0
I[11] => Equal22.IN3
I[11] => Equal23.IN3
I[11] => Equal24.IN1
I[11] => Equal25.IN0
I[11] => Equal26.IN3
I[11] => Equal27.IN3
I[11] => Equal28.IN1
I[11] => Equal29.IN0
I[11] => Equal30.IN2
I[11] => Equal31.IN2
I[11] => Equal32.IN1
I[11] => Equal33.IN0
I[11] => Equal34.IN4
I[11] => Equal35.IN4
I[11] => Equal36.IN1
I[11] => Equal37.IN0
I[11] => Equal38.IN3
I[11] => Equal39.IN3
I[11] => Equal40.IN1
I[11] => Equal41.IN0
I[11] => Equal42.IN3
I[11] => Equal43.IN3
I[11] => Equal44.IN1
I[11] => Equal45.IN0
I[11] => Equal46.IN2
I[11] => Equal47.IN2
I[11] => Equal48.IN1
I[11] => Equal49.IN0
I[11] => Equal50.IN3
I[11] => Equal51.IN3
I[11] => Equal52.IN1
I[11] => Equal53.IN0
I[11] => Equal54.IN2
I[11] => Equal55.IN2
I[11] => Equal56.IN1
I[11] => Equal57.IN0
I[11] => Equal58.IN2
I[11] => Equal59.IN2
I[11] => Equal60.IN1
I[11] => Equal61.IN0
I[11] => Equal62.IN1
I[11] => Equal63.IN1
I[12] => Equal0.IN2
I[12] => Equal1.IN1
I[12] => Equal2.IN1
I[12] => Equal3.IN0
I[12] => Equal4.IN5
I[12] => Equal5.IN5
I[12] => Equal6.IN5
I[12] => Equal7.IN5
I[12] => Equal8.IN2
I[12] => Equal9.IN1
I[12] => Equal10.IN1
I[12] => Equal11.IN0
I[12] => Equal12.IN4
I[12] => Equal13.IN4
I[12] => Equal14.IN4
I[12] => Equal15.IN4
I[12] => Equal16.IN2
I[12] => Equal17.IN1
I[12] => Equal18.IN1
I[12] => Equal19.IN0
I[12] => Equal20.IN4
I[12] => Equal21.IN4
I[12] => Equal22.IN4
I[12] => Equal23.IN4
I[12] => Equal24.IN2
I[12] => Equal25.IN1
I[12] => Equal26.IN1
I[12] => Equal27.IN0
I[12] => Equal28.IN3
I[12] => Equal29.IN3
I[12] => Equal30.IN3
I[12] => Equal31.IN3
I[12] => Equal32.IN2
I[12] => Equal33.IN1
I[12] => Equal34.IN1
I[12] => Equal35.IN0
I[12] => Equal36.IN4
I[12] => Equal37.IN4
I[12] => Equal38.IN4
I[12] => Equal39.IN4
I[12] => Equal40.IN2
I[12] => Equal41.IN1
I[12] => Equal42.IN1
I[12] => Equal43.IN0
I[12] => Equal44.IN3
I[12] => Equal45.IN3
I[12] => Equal46.IN3
I[12] => Equal47.IN3
I[12] => Equal48.IN2
I[12] => Equal49.IN1
I[12] => Equal50.IN1
I[12] => Equal51.IN0
I[12] => Equal52.IN3
I[12] => Equal53.IN3
I[12] => Equal54.IN3
I[12] => Equal55.IN3
I[12] => Equal56.IN2
I[12] => Equal57.IN1
I[12] => Equal58.IN1
I[12] => Equal59.IN0
I[12] => Equal60.IN2
I[12] => Equal61.IN2
I[12] => Equal62.IN2
I[12] => Equal63.IN2
I[12] => Equal64.IN0
I[12] => Equal65.IN1
I[12] => Equal66.IN0
I[13] => Equal0.IN3
I[13] => Equal1.IN2
I[13] => Equal2.IN2
I[13] => Equal3.IN1
I[13] => Equal4.IN2
I[13] => Equal5.IN1
I[13] => Equal6.IN1
I[13] => Equal7.IN0
I[13] => Equal8.IN5
I[13] => Equal9.IN5
I[13] => Equal10.IN5
I[13] => Equal11.IN5
I[13] => Equal12.IN5
I[13] => Equal13.IN5
I[13] => Equal14.IN5
I[13] => Equal15.IN5
I[13] => Equal16.IN3
I[13] => Equal17.IN2
I[13] => Equal18.IN2
I[13] => Equal19.IN1
I[13] => Equal20.IN2
I[13] => Equal21.IN1
I[13] => Equal22.IN1
I[13] => Equal23.IN0
I[13] => Equal24.IN4
I[13] => Equal25.IN4
I[13] => Equal26.IN4
I[13] => Equal27.IN4
I[13] => Equal28.IN4
I[13] => Equal29.IN4
I[13] => Equal30.IN4
I[13] => Equal31.IN4
I[13] => Equal32.IN3
I[13] => Equal33.IN2
I[13] => Equal34.IN2
I[13] => Equal35.IN1
I[13] => Equal36.IN2
I[13] => Equal37.IN1
I[13] => Equal38.IN1
I[13] => Equal39.IN0
I[13] => Equal40.IN4
I[13] => Equal41.IN4
I[13] => Equal42.IN4
I[13] => Equal43.IN4
I[13] => Equal44.IN4
I[13] => Equal45.IN4
I[13] => Equal46.IN4
I[13] => Equal47.IN4
I[13] => Equal48.IN3
I[13] => Equal49.IN2
I[13] => Equal50.IN2
I[13] => Equal51.IN1
I[13] => Equal52.IN2
I[13] => Equal53.IN1
I[13] => Equal54.IN1
I[13] => Equal55.IN0
I[13] => Equal56.IN3
I[13] => Equal57.IN3
I[13] => Equal58.IN3
I[13] => Equal59.IN3
I[13] => Equal60.IN3
I[13] => Equal61.IN3
I[13] => Equal62.IN3
I[13] => Equal63.IN3
I[13] => Equal64.IN1
I[13] => Equal65.IN0
I[13] => Equal66.IN1
I[14] => Equal0.IN4
I[14] => Equal1.IN3
I[14] => Equal2.IN3
I[14] => Equal3.IN2
I[14] => Equal4.IN3
I[14] => Equal5.IN2
I[14] => Equal6.IN2
I[14] => Equal7.IN1
I[14] => Equal8.IN3
I[14] => Equal9.IN2
I[14] => Equal10.IN2
I[14] => Equal11.IN1
I[14] => Equal12.IN2
I[14] => Equal13.IN1
I[14] => Equal14.IN1
I[14] => Equal15.IN0
I[14] => Equal16.IN5
I[14] => Equal17.IN5
I[14] => Equal18.IN5
I[14] => Equal19.IN5
I[14] => Equal20.IN5
I[14] => Equal21.IN5
I[14] => Equal22.IN5
I[14] => Equal23.IN5
I[14] => Equal24.IN5
I[14] => Equal25.IN5
I[14] => Equal26.IN5
I[14] => Equal27.IN5
I[14] => Equal28.IN5
I[14] => Equal29.IN5
I[14] => Equal30.IN5
I[14] => Equal31.IN5
I[14] => Equal32.IN4
I[14] => Equal33.IN3
I[14] => Equal34.IN3
I[14] => Equal35.IN2
I[14] => Equal36.IN3
I[14] => Equal37.IN2
I[14] => Equal38.IN2
I[14] => Equal39.IN1
I[14] => Equal40.IN3
I[14] => Equal41.IN2
I[14] => Equal42.IN2
I[14] => Equal43.IN1
I[14] => Equal44.IN2
I[14] => Equal45.IN1
I[14] => Equal46.IN1
I[14] => Equal47.IN0
I[14] => Equal48.IN4
I[14] => Equal49.IN4
I[14] => Equal50.IN4
I[14] => Equal51.IN4
I[14] => Equal52.IN4
I[14] => Equal53.IN4
I[14] => Equal54.IN4
I[14] => Equal55.IN4
I[14] => Equal56.IN4
I[14] => Equal57.IN4
I[14] => Equal58.IN4
I[14] => Equal59.IN4
I[14] => Equal60.IN4
I[14] => Equal61.IN4
I[14] => Equal62.IN4
I[14] => Equal63.IN4
I[15] => Equal0.IN5
I[15] => Equal1.IN4
I[15] => Equal2.IN4
I[15] => Equal3.IN3
I[15] => Equal4.IN4
I[15] => Equal5.IN3
I[15] => Equal6.IN3
I[15] => Equal7.IN2
I[15] => Equal8.IN4
I[15] => Equal9.IN3
I[15] => Equal10.IN3
I[15] => Equal11.IN2
I[15] => Equal12.IN3
I[15] => Equal13.IN2
I[15] => Equal14.IN2
I[15] => Equal15.IN1
I[15] => Equal16.IN4
I[15] => Equal17.IN3
I[15] => Equal18.IN3
I[15] => Equal19.IN2
I[15] => Equal20.IN3
I[15] => Equal21.IN2
I[15] => Equal22.IN2
I[15] => Equal23.IN1
I[15] => Equal24.IN3
I[15] => Equal25.IN2
I[15] => Equal26.IN2
I[15] => Equal27.IN1
I[15] => Equal28.IN2
I[15] => Equal29.IN1
I[15] => Equal30.IN1
I[15] => Equal31.IN0
I[15] => Equal32.IN5
I[15] => Equal33.IN5
I[15] => Equal34.IN5
I[15] => Equal35.IN5
I[15] => Equal36.IN5
I[15] => Equal37.IN5
I[15] => Equal38.IN5
I[15] => Equal39.IN5
I[15] => Equal40.IN5
I[15] => Equal41.IN5
I[15] => Equal42.IN5
I[15] => Equal43.IN5
I[15] => Equal44.IN5
I[15] => Equal45.IN5
I[15] => Equal46.IN5
I[15] => Equal47.IN5
I[15] => Equal48.IN5
I[15] => Equal49.IN5
I[15] => Equal50.IN5
I[15] => Equal51.IN5
I[15] => Equal52.IN5
I[15] => Equal53.IN5
I[15] => Equal54.IN5
I[15] => Equal55.IN5
I[15] => Equal56.IN5
I[15] => Equal57.IN5
I[15] => Equal58.IN5
I[15] => Equal59.IN5
I[15] => Equal60.IN5
I[15] => Equal61.IN5
I[15] => Equal62.IN5
I[15] => Equal63.IN5
P[1] => res[6]~391.OUTPUTSELECT
P[1] => res[6]~11.OUTPUTSELECT
P[1] => res[5]~12.OUTPUTSELECT
P[1] => res[4]~13.OUTPUTSELECT
P[1] => res[3]~14.OUTPUTSELECT
P[1] => res[2]~6.OUTPUTSELECT
P[1] => res[1]~205.OUTPUTSELECT
P[2] => res[6]~8.IN0
P[2] => res[2]~4.OUTPUTSELECT
P[2] => res[1]~206.OUTPUTSELECT
P[3] => res[6]~8.IN1
P[4] => res[6]~211.IN0
P[4] => res[2]~226.IN0
P[4] => res[2]~225.OUTPUTSELECT
P[4] => res[1]~58.OUTPUTSELECT
SE[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
SE[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
SE[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
SE[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
SE[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
SE[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE


|Computer|ALU16:inst25
CN4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B[0] => 74181:inst1.B0N
B[1] => 74181:inst1.B1N
B[2] => 74181:inst1.B2N
B[3] => 74181:inst1.B3N
B[4] => 74181:inst.B0N
B[5] => 74181:inst.B1N
B[6] => 74181:inst.B2N
B[7] => 74181:inst.B3N
B[8] => 74181:inst3.B0N
B[9] => 74181:inst3.B1N
B[10] => 74181:inst3.B2N
B[11] => 74181:inst3.B3N
B[12] => 74181:inst4.B0N
B[13] => 74181:inst4.B1N
B[14] => 74181:inst4.B2N
B[15] => 74181:inst4.B3N
A[0] => 74181:inst1.A0N
A[1] => 74181:inst1.A1N
A[2] => 74181:inst1.A2N
A[3] => 74181:inst1.A3N
A[4] => 74181:inst.A0N
A[5] => 74181:inst.A1N
A[6] => 74181:inst.A2N
A[7] => 74181:inst.A3N
A[8] => 74181:inst3.A0N
A[9] => 74181:inst3.A1N
A[10] => 74181:inst3.A2N
A[11] => 74181:inst3.A3N
A[12] => 74181:inst4.A0N
A[13] => 74181:inst4.A1N
A[14] => 74181:inst4.A2N
A[15] => 74181:inst4.A3N
M => 74181:inst4.M
M => 74181:inst3.M
M => 74181:inst.M
M => 74181:inst1.M
CN => 74181:inst1.CN
S[0] => 74181:inst1.S0
S[0] => 74181:inst.S0
S[0] => 74181:inst3.S0
S[0] => 74181:inst4.S0
S[1] => 74181:inst1.S1
S[1] => 74181:inst.S1
S[1] => 74181:inst3.S1
S[1] => 74181:inst4.S1
S[2] => 74181:inst1.S2
S[2] => 74181:inst.S2
S[2] => 74181:inst3.S2
S[2] => 74181:inst4.S2
S[3] => 74181:inst1.S3
S[3] => 74181:inst.S3
S[3] => 74181:inst3.S3
S[3] => 74181:inst4.S3
AEQB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= 74181:inst1.F0N
F[1] <= 74181:inst1.F1N
F[2] <= 74181:inst1.F2N
F[3] <= 74181:inst1.F3N
F[4] <= 74181:inst.F0N
F[5] <= 74181:inst.F1N
F[6] <= 74181:inst.F2N
F[7] <= 74181:inst.F3N
F[8] <= 74181:inst3.F0N
F[9] <= 74181:inst3.F1N
F[10] <= 74181:inst3.F2N
F[11] <= 74181:inst3.F3N
F[12] <= 74181:inst4.F0N
F[13] <= 74181:inst4.F1N
F[14] <= 74181:inst4.F2N
F[15] <= 74181:inst4.F3N


|Computer|ALU16:inst25|74181:inst4
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|Computer|ALU16:inst25|74181:inst3
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|Computer|ALU16:inst25|74181:inst
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|Computer|ALU16:inst25|74181:inst1
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|Computer|273_2:inst16
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|decodea:inst22
LDRI <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst14.IN0
A => inst10.IN0
A => inst12.IN0
A => inst17.IN0
B => inst15.IN0
B => inst9.IN1
B => inst10.IN1
B => inst13.IN1
B => inst17.IN1
C => inst16.IN0
C => inst11.IN2
C => inst12.IN2
C => inst13.IN2
C => inst17.IN2
LDDR1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
LDDR2 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
LDIR <= inst11.DB_MAX_OUTPUT_PORT_TYPE
LOAD <= inst12.DB_MAX_OUTPUT_PORT_TYPE
LDAR <= inst13.DB_MAX_OUTPUT_PORT_TYPE
LDSP <= inst17.DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_mux6:inst34
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Computer|lpm_mux6:inst34|LPM_MUX:lpm_mux_component
data[0][0] => mux_v7e:auto_generated.data[0]
data[0][1] => mux_v7e:auto_generated.data[1]
data[0][2] => mux_v7e:auto_generated.data[2]
data[0][3] => mux_v7e:auto_generated.data[3]
data[0][4] => mux_v7e:auto_generated.data[4]
data[0][5] => mux_v7e:auto_generated.data[5]
data[0][6] => mux_v7e:auto_generated.data[6]
data[0][7] => mux_v7e:auto_generated.data[7]
data[0][8] => mux_v7e:auto_generated.data[8]
data[0][9] => mux_v7e:auto_generated.data[9]
data[0][10] => mux_v7e:auto_generated.data[10]
data[0][11] => mux_v7e:auto_generated.data[11]
data[0][12] => mux_v7e:auto_generated.data[12]
data[0][13] => mux_v7e:auto_generated.data[13]
data[0][14] => mux_v7e:auto_generated.data[14]
data[0][15] => mux_v7e:auto_generated.data[15]
data[1][0] => mux_v7e:auto_generated.data[16]
data[1][1] => mux_v7e:auto_generated.data[17]
data[1][2] => mux_v7e:auto_generated.data[18]
data[1][3] => mux_v7e:auto_generated.data[19]
data[1][4] => mux_v7e:auto_generated.data[20]
data[1][5] => mux_v7e:auto_generated.data[21]
data[1][6] => mux_v7e:auto_generated.data[22]
data[1][7] => mux_v7e:auto_generated.data[23]
data[1][8] => mux_v7e:auto_generated.data[24]
data[1][9] => mux_v7e:auto_generated.data[25]
data[1][10] => mux_v7e:auto_generated.data[26]
data[1][11] => mux_v7e:auto_generated.data[27]
data[1][12] => mux_v7e:auto_generated.data[28]
data[1][13] => mux_v7e:auto_generated.data[29]
data[1][14] => mux_v7e:auto_generated.data[30]
data[1][15] => mux_v7e:auto_generated.data[31]
sel[0] => mux_v7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v7e:auto_generated.result[0]
result[1] <= mux_v7e:auto_generated.result[1]
result[2] <= mux_v7e:auto_generated.result[2]
result[3] <= mux_v7e:auto_generated.result[3]
result[4] <= mux_v7e:auto_generated.result[4]
result[5] <= mux_v7e:auto_generated.result[5]
result[6] <= mux_v7e:auto_generated.result[6]
result[7] <= mux_v7e:auto_generated.result[7]
result[8] <= mux_v7e:auto_generated.result[8]
result[9] <= mux_v7e:auto_generated.result[9]
result[10] <= mux_v7e:auto_generated.result[10]
result[11] <= mux_v7e:auto_generated.result[11]
result[12] <= mux_v7e:auto_generated.result[12]
result[13] <= mux_v7e:auto_generated.result[13]
result[14] <= mux_v7e:auto_generated.result[14]
result[15] <= mux_v7e:auto_generated.result[15]


|Computer|lpm_mux6:inst34|LPM_MUX:lpm_mux_component|mux_v7e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|decodeb:inst23
ALU_B <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst3.IN0
A => inst14.IN0
A => inst.IN0
A => inst2.IN0
A => inst6.IN2
B => inst15.IN0
B => inst4.IN1
B => inst1.IN1
B => inst2.IN1
B => inst6.IN1
C => inst3.IN2
C => inst4.IN2
C => inst16.IN0
C => inst5.IN2
C => inst6.IN0
PC_B <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R0_B <= inst.DB_MAX_OUTPUT_PORT_TYPE
R1_B <= inst1.DB_MAX_OUTPUT_PORT_TYPE
R2_B <= inst2.DB_MAX_OUTPUT_PORT_TYPE
SHE_B <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SP_B <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|Computer|273_2:inst32
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|lpm_mux1:inst15
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Computer|lpm_mux1:inst15|LPM_MUX:lpm_mux_component
data[0][0] => mux_78e:auto_generated.data[0]
data[0][1] => mux_78e:auto_generated.data[1]
data[0][2] => mux_78e:auto_generated.data[2]
data[0][3] => mux_78e:auto_generated.data[3]
data[0][4] => mux_78e:auto_generated.data[4]
data[0][5] => mux_78e:auto_generated.data[5]
data[0][6] => mux_78e:auto_generated.data[6]
data[0][7] => mux_78e:auto_generated.data[7]
data[0][8] => mux_78e:auto_generated.data[8]
data[0][9] => mux_78e:auto_generated.data[9]
data[0][10] => mux_78e:auto_generated.data[10]
data[0][11] => mux_78e:auto_generated.data[11]
data[0][12] => mux_78e:auto_generated.data[12]
data[0][13] => mux_78e:auto_generated.data[13]
data[0][14] => mux_78e:auto_generated.data[14]
data[0][15] => mux_78e:auto_generated.data[15]
data[1][0] => mux_78e:auto_generated.data[16]
data[1][1] => mux_78e:auto_generated.data[17]
data[1][2] => mux_78e:auto_generated.data[18]
data[1][3] => mux_78e:auto_generated.data[19]
data[1][4] => mux_78e:auto_generated.data[20]
data[1][5] => mux_78e:auto_generated.data[21]
data[1][6] => mux_78e:auto_generated.data[22]
data[1][7] => mux_78e:auto_generated.data[23]
data[1][8] => mux_78e:auto_generated.data[24]
data[1][9] => mux_78e:auto_generated.data[25]
data[1][10] => mux_78e:auto_generated.data[26]
data[1][11] => mux_78e:auto_generated.data[27]
data[1][12] => mux_78e:auto_generated.data[28]
data[1][13] => mux_78e:auto_generated.data[29]
data[1][14] => mux_78e:auto_generated.data[30]
data[1][15] => mux_78e:auto_generated.data[31]
data[2][0] => mux_78e:auto_generated.data[32]
data[2][1] => mux_78e:auto_generated.data[33]
data[2][2] => mux_78e:auto_generated.data[34]
data[2][3] => mux_78e:auto_generated.data[35]
data[2][4] => mux_78e:auto_generated.data[36]
data[2][5] => mux_78e:auto_generated.data[37]
data[2][6] => mux_78e:auto_generated.data[38]
data[2][7] => mux_78e:auto_generated.data[39]
data[2][8] => mux_78e:auto_generated.data[40]
data[2][9] => mux_78e:auto_generated.data[41]
data[2][10] => mux_78e:auto_generated.data[42]
data[2][11] => mux_78e:auto_generated.data[43]
data[2][12] => mux_78e:auto_generated.data[44]
data[2][13] => mux_78e:auto_generated.data[45]
data[2][14] => mux_78e:auto_generated.data[46]
data[2][15] => mux_78e:auto_generated.data[47]
data[3][0] => mux_78e:auto_generated.data[48]
data[3][1] => mux_78e:auto_generated.data[49]
data[3][2] => mux_78e:auto_generated.data[50]
data[3][3] => mux_78e:auto_generated.data[51]
data[3][4] => mux_78e:auto_generated.data[52]
data[3][5] => mux_78e:auto_generated.data[53]
data[3][6] => mux_78e:auto_generated.data[54]
data[3][7] => mux_78e:auto_generated.data[55]
data[3][8] => mux_78e:auto_generated.data[56]
data[3][9] => mux_78e:auto_generated.data[57]
data[3][10] => mux_78e:auto_generated.data[58]
data[3][11] => mux_78e:auto_generated.data[59]
data[3][12] => mux_78e:auto_generated.data[60]
data[3][13] => mux_78e:auto_generated.data[61]
data[3][14] => mux_78e:auto_generated.data[62]
data[3][15] => mux_78e:auto_generated.data[63]
data[4][0] => mux_78e:auto_generated.data[64]
data[4][1] => mux_78e:auto_generated.data[65]
data[4][2] => mux_78e:auto_generated.data[66]
data[4][3] => mux_78e:auto_generated.data[67]
data[4][4] => mux_78e:auto_generated.data[68]
data[4][5] => mux_78e:auto_generated.data[69]
data[4][6] => mux_78e:auto_generated.data[70]
data[4][7] => mux_78e:auto_generated.data[71]
data[4][8] => mux_78e:auto_generated.data[72]
data[4][9] => mux_78e:auto_generated.data[73]
data[4][10] => mux_78e:auto_generated.data[74]
data[4][11] => mux_78e:auto_generated.data[75]
data[4][12] => mux_78e:auto_generated.data[76]
data[4][13] => mux_78e:auto_generated.data[77]
data[4][14] => mux_78e:auto_generated.data[78]
data[4][15] => mux_78e:auto_generated.data[79]
data[5][0] => mux_78e:auto_generated.data[80]
data[5][1] => mux_78e:auto_generated.data[81]
data[5][2] => mux_78e:auto_generated.data[82]
data[5][3] => mux_78e:auto_generated.data[83]
data[5][4] => mux_78e:auto_generated.data[84]
data[5][5] => mux_78e:auto_generated.data[85]
data[5][6] => mux_78e:auto_generated.data[86]
data[5][7] => mux_78e:auto_generated.data[87]
data[5][8] => mux_78e:auto_generated.data[88]
data[5][9] => mux_78e:auto_generated.data[89]
data[5][10] => mux_78e:auto_generated.data[90]
data[5][11] => mux_78e:auto_generated.data[91]
data[5][12] => mux_78e:auto_generated.data[92]
data[5][13] => mux_78e:auto_generated.data[93]
data[5][14] => mux_78e:auto_generated.data[94]
data[5][15] => mux_78e:auto_generated.data[95]
data[6][0] => mux_78e:auto_generated.data[96]
data[6][1] => mux_78e:auto_generated.data[97]
data[6][2] => mux_78e:auto_generated.data[98]
data[6][3] => mux_78e:auto_generated.data[99]
data[6][4] => mux_78e:auto_generated.data[100]
data[6][5] => mux_78e:auto_generated.data[101]
data[6][6] => mux_78e:auto_generated.data[102]
data[6][7] => mux_78e:auto_generated.data[103]
data[6][8] => mux_78e:auto_generated.data[104]
data[6][9] => mux_78e:auto_generated.data[105]
data[6][10] => mux_78e:auto_generated.data[106]
data[6][11] => mux_78e:auto_generated.data[107]
data[6][12] => mux_78e:auto_generated.data[108]
data[6][13] => mux_78e:auto_generated.data[109]
data[6][14] => mux_78e:auto_generated.data[110]
data[6][15] => mux_78e:auto_generated.data[111]
data[7][0] => mux_78e:auto_generated.data[112]
data[7][1] => mux_78e:auto_generated.data[113]
data[7][2] => mux_78e:auto_generated.data[114]
data[7][3] => mux_78e:auto_generated.data[115]
data[7][4] => mux_78e:auto_generated.data[116]
data[7][5] => mux_78e:auto_generated.data[117]
data[7][6] => mux_78e:auto_generated.data[118]
data[7][7] => mux_78e:auto_generated.data[119]
data[7][8] => mux_78e:auto_generated.data[120]
data[7][9] => mux_78e:auto_generated.data[121]
data[7][10] => mux_78e:auto_generated.data[122]
data[7][11] => mux_78e:auto_generated.data[123]
data[7][12] => mux_78e:auto_generated.data[124]
data[7][13] => mux_78e:auto_generated.data[125]
data[7][14] => mux_78e:auto_generated.data[126]
data[7][15] => mux_78e:auto_generated.data[127]
sel[0] => mux_78e:auto_generated.sel[0]
sel[1] => mux_78e:auto_generated.sel[1]
sel[2] => mux_78e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_78e:auto_generated.result[0]
result[1] <= mux_78e:auto_generated.result[1]
result[2] <= mux_78e:auto_generated.result[2]
result[3] <= mux_78e:auto_generated.result[3]
result[4] <= mux_78e:auto_generated.result[4]
result[5] <= mux_78e:auto_generated.result[5]
result[6] <= mux_78e:auto_generated.result[6]
result[7] <= mux_78e:auto_generated.result[7]
result[8] <= mux_78e:auto_generated.result[8]
result[9] <= mux_78e:auto_generated.result[9]
result[10] <= mux_78e:auto_generated.result[10]
result[11] <= mux_78e:auto_generated.result[11]
result[12] <= mux_78e:auto_generated.result[12]
result[13] <= mux_78e:auto_generated.result[13]
result[14] <= mux_78e:auto_generated.result[14]
result[15] <= mux_78e:auto_generated.result[15]


|Computer|lpm_mux1:inst15|LPM_MUX:lpm_mux_component|mux_78e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_ram_dq0:InstructionsRAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component
wren_a => altsyncram_jad1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jad1:auto_generated.data_a[0]
data_a[1] => altsyncram_jad1:auto_generated.data_a[1]
data_a[2] => altsyncram_jad1:auto_generated.data_a[2]
data_a[3] => altsyncram_jad1:auto_generated.data_a[3]
data_a[4] => altsyncram_jad1:auto_generated.data_a[4]
data_a[5] => altsyncram_jad1:auto_generated.data_a[5]
data_a[6] => altsyncram_jad1:auto_generated.data_a[6]
data_a[7] => altsyncram_jad1:auto_generated.data_a[7]
data_a[8] => altsyncram_jad1:auto_generated.data_a[8]
data_a[9] => altsyncram_jad1:auto_generated.data_a[9]
data_a[10] => altsyncram_jad1:auto_generated.data_a[10]
data_a[11] => altsyncram_jad1:auto_generated.data_a[11]
data_a[12] => altsyncram_jad1:auto_generated.data_a[12]
data_a[13] => altsyncram_jad1:auto_generated.data_a[13]
data_a[14] => altsyncram_jad1:auto_generated.data_a[14]
data_a[15] => altsyncram_jad1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jad1:auto_generated.address_a[0]
address_a[1] => altsyncram_jad1:auto_generated.address_a[1]
address_a[2] => altsyncram_jad1:auto_generated.address_a[2]
address_a[3] => altsyncram_jad1:auto_generated.address_a[3]
address_a[4] => altsyncram_jad1:auto_generated.address_a[4]
address_a[5] => altsyncram_jad1:auto_generated.address_a[5]
address_a[6] => altsyncram_jad1:auto_generated.address_a[6]
address_a[7] => altsyncram_jad1:auto_generated.address_a[7]
address_a[8] => altsyncram_jad1:auto_generated.address_a[8]
address_a[9] => altsyncram_jad1:auto_generated.address_a[9]
address_a[10] => altsyncram_jad1:auto_generated.address_a[10]
address_a[11] => altsyncram_jad1:auto_generated.address_a[11]
address_a[12] => altsyncram_jad1:auto_generated.address_a[12]
address_a[13] => altsyncram_jad1:auto_generated.address_a[13]
address_a[14] => altsyncram_jad1:auto_generated.address_a[14]
address_a[15] => altsyncram_jad1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jad1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jad1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jad1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jad1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jad1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jad1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jad1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jad1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jad1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jad1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jad1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jad1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jad1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jad1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jad1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jad1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jad1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ira:decode3.data[0]
address_a[13] => decode_b7a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_ira:decode3.data[1]
address_a[14] => decode_b7a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_ira:decode3.data[2]
address_a[15] => decode_b7a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_hnb:mux2.result[0]
q_a[1] <= mux_hnb:mux2.result[1]
q_a[2] <= mux_hnb:mux2.result[2]
q_a[3] <= mux_hnb:mux2.result[3]
q_a[4] <= mux_hnb:mux2.result[4]
q_a[5] <= mux_hnb:mux2.result[5]
q_a[6] <= mux_hnb:mux2.result[6]
q_a[7] <= mux_hnb:mux2.result[7]
q_a[8] <= mux_hnb:mux2.result[8]
q_a[9] <= mux_hnb:mux2.result[9]
q_a[10] <= mux_hnb:mux2.result[10]
q_a[11] <= mux_hnb:mux2.result[11]
q_a[12] <= mux_hnb:mux2.result[12]
q_a[13] <= mux_hnb:mux2.result[13]
q_a[14] <= mux_hnb:mux2.result[14]
q_a[15] <= mux_hnb:mux2.result[15]
wren_a => decode_ira:decode3.enable


|Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3
data[0] => w_anode840w[1].IN1
data[0] => w_anode860w[1].IN1
data[0] => w_anode880w[1].IN1
data[0] => w_anode900w[1].IN1
data[1] => w_anode850w[2].IN1
data[1] => w_anode860w[2].IN1
data[1] => w_anode890w[2].IN1
data[1] => w_anode900w[2].IN1
data[2] => w_anode870w[3].IN1
data[2] => w_anode880w[3].IN1
data[2] => w_anode890w[3].IN1
data[2] => w_anode900w[3].IN1
enable => w_anode823w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode880w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode900w[1].IN0
eq[0] <= w_anode823w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode
data[0] => w_anode929w[1].IN1
data[0] => w_anode951w[1].IN1
data[0] => w_anode973w[1].IN1
data[0] => w_anode995w[1].IN1
data[1] => w_anode940w[2].IN1
data[1] => w_anode951w[2].IN1
data[1] => w_anode984w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode973w[3].IN1
data[2] => w_anode984w[3].IN1
data[2] => w_anode995w[3].IN1
eq[0] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode940w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|mux_hnb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|273_2:inst21
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Computer|BUSMUX:inst8|LPM_MUX:$00000
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Computer|BUSMUX:inst8|LPM_MUX:$00000|mux_krc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_counter0:inst7
aclr => lpm_counter:lpm_counter_component.aclr
aload => lpm_counter:lpm_counter_component.aload
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|Computer|lpm_counter0:inst7|lpm_counter:lpm_counter_component
clock => cntr_h6j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_h6j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => cntr_h6j:auto_generated.aload
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => cntr_h6j:auto_generated.data[0]
data[1] => cntr_h6j:auto_generated.data[1]
data[2] => cntr_h6j:auto_generated.data[2]
data[3] => cntr_h6j:auto_generated.data[3]
data[4] => cntr_h6j:auto_generated.data[4]
data[5] => cntr_h6j:auto_generated.data[5]
data[6] => cntr_h6j:auto_generated.data[6]
data[7] => cntr_h6j:auto_generated.data[7]
data[8] => cntr_h6j:auto_generated.data[8]
data[9] => cntr_h6j:auto_generated.data[9]
data[10] => cntr_h6j:auto_generated.data[10]
data[11] => cntr_h6j:auto_generated.data[11]
data[12] => cntr_h6j:auto_generated.data[12]
data[13] => cntr_h6j:auto_generated.data[13]
data[14] => cntr_h6j:auto_generated.data[14]
data[15] => cntr_h6j:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_h6j:auto_generated.q[0]
q[1] <= cntr_h6j:auto_generated.q[1]
q[2] <= cntr_h6j:auto_generated.q[2]
q[3] <= cntr_h6j:auto_generated.q[3]
q[4] <= cntr_h6j:auto_generated.q[4]
q[5] <= cntr_h6j:auto_generated.q[5]
q[6] <= cntr_h6j:auto_generated.q[6]
q[7] <= cntr_h6j:auto_generated.q[7]
q[8] <= cntr_h6j:auto_generated.q[8]
q[9] <= cntr_h6j:auto_generated.q[9]
q[10] <= cntr_h6j:auto_generated.q[10]
q[11] <= cntr_h6j:auto_generated.q[11]
q[12] <= cntr_h6j:auto_generated.q[12]
q[13] <= cntr_h6j:auto_generated.q[13]
q[14] <= cntr_h6j:auto_generated.q[14]
q[15] <= cntr_h6j:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Computer|lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_h6j:auto_generated
aclr => latch_signal[15].IN0
aclr => latch_signal[14].IN0
aclr => latch_signal[13].IN0
aclr => latch_signal[12].IN0
aclr => latch_signal[11].IN0
aclr => latch_signal[10].IN0
aclr => latch_signal[9].IN0
aclr => latch_signal[8].IN0
aclr => latch_signal[7].IN0
aclr => latch_signal[6].IN0
aclr => latch_signal[5].IN0
aclr => latch_signal[4].IN0
aclr => latch_signal[3].IN0
aclr => latch_signal[2].IN0
aclr => latch_signal[1].IN0
aclr => latch_signal[0].IN0
aload => aclr_actual.IN1
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= safe_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= safe_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= safe_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= safe_q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= safe_q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= safe_q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= safe_q[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|decodec:inst2
LDPC <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A => inst14.IN0
A => inst17.IN0
A => inst.IN0
A => inst10.IN0
B => inst13.IN1
B => inst15.IN0
B => inst9.IN1
B => inst10.IN1
C => inst13.IN2
C => inst17.IN2
C => inst16.IN0
C => inst11.IN2
AR <= inst17.DB_MAX_OUTPUT_PORT_TYPE
P[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
P[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
P[3] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
P[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_mux1:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Computer|lpm_mux1:inst28|LPM_MUX:lpm_mux_component
data[0][0] => mux_78e:auto_generated.data[0]
data[0][1] => mux_78e:auto_generated.data[1]
data[0][2] => mux_78e:auto_generated.data[2]
data[0][3] => mux_78e:auto_generated.data[3]
data[0][4] => mux_78e:auto_generated.data[4]
data[0][5] => mux_78e:auto_generated.data[5]
data[0][6] => mux_78e:auto_generated.data[6]
data[0][7] => mux_78e:auto_generated.data[7]
data[0][8] => mux_78e:auto_generated.data[8]
data[0][9] => mux_78e:auto_generated.data[9]
data[0][10] => mux_78e:auto_generated.data[10]
data[0][11] => mux_78e:auto_generated.data[11]
data[0][12] => mux_78e:auto_generated.data[12]
data[0][13] => mux_78e:auto_generated.data[13]
data[0][14] => mux_78e:auto_generated.data[14]
data[0][15] => mux_78e:auto_generated.data[15]
data[1][0] => mux_78e:auto_generated.data[16]
data[1][1] => mux_78e:auto_generated.data[17]
data[1][2] => mux_78e:auto_generated.data[18]
data[1][3] => mux_78e:auto_generated.data[19]
data[1][4] => mux_78e:auto_generated.data[20]
data[1][5] => mux_78e:auto_generated.data[21]
data[1][6] => mux_78e:auto_generated.data[22]
data[1][7] => mux_78e:auto_generated.data[23]
data[1][8] => mux_78e:auto_generated.data[24]
data[1][9] => mux_78e:auto_generated.data[25]
data[1][10] => mux_78e:auto_generated.data[26]
data[1][11] => mux_78e:auto_generated.data[27]
data[1][12] => mux_78e:auto_generated.data[28]
data[1][13] => mux_78e:auto_generated.data[29]
data[1][14] => mux_78e:auto_generated.data[30]
data[1][15] => mux_78e:auto_generated.data[31]
data[2][0] => mux_78e:auto_generated.data[32]
data[2][1] => mux_78e:auto_generated.data[33]
data[2][2] => mux_78e:auto_generated.data[34]
data[2][3] => mux_78e:auto_generated.data[35]
data[2][4] => mux_78e:auto_generated.data[36]
data[2][5] => mux_78e:auto_generated.data[37]
data[2][6] => mux_78e:auto_generated.data[38]
data[2][7] => mux_78e:auto_generated.data[39]
data[2][8] => mux_78e:auto_generated.data[40]
data[2][9] => mux_78e:auto_generated.data[41]
data[2][10] => mux_78e:auto_generated.data[42]
data[2][11] => mux_78e:auto_generated.data[43]
data[2][12] => mux_78e:auto_generated.data[44]
data[2][13] => mux_78e:auto_generated.data[45]
data[2][14] => mux_78e:auto_generated.data[46]
data[2][15] => mux_78e:auto_generated.data[47]
data[3][0] => mux_78e:auto_generated.data[48]
data[3][1] => mux_78e:auto_generated.data[49]
data[3][2] => mux_78e:auto_generated.data[50]
data[3][3] => mux_78e:auto_generated.data[51]
data[3][4] => mux_78e:auto_generated.data[52]
data[3][5] => mux_78e:auto_generated.data[53]
data[3][6] => mux_78e:auto_generated.data[54]
data[3][7] => mux_78e:auto_generated.data[55]
data[3][8] => mux_78e:auto_generated.data[56]
data[3][9] => mux_78e:auto_generated.data[57]
data[3][10] => mux_78e:auto_generated.data[58]
data[3][11] => mux_78e:auto_generated.data[59]
data[3][12] => mux_78e:auto_generated.data[60]
data[3][13] => mux_78e:auto_generated.data[61]
data[3][14] => mux_78e:auto_generated.data[62]
data[3][15] => mux_78e:auto_generated.data[63]
data[4][0] => mux_78e:auto_generated.data[64]
data[4][1] => mux_78e:auto_generated.data[65]
data[4][2] => mux_78e:auto_generated.data[66]
data[4][3] => mux_78e:auto_generated.data[67]
data[4][4] => mux_78e:auto_generated.data[68]
data[4][5] => mux_78e:auto_generated.data[69]
data[4][6] => mux_78e:auto_generated.data[70]
data[4][7] => mux_78e:auto_generated.data[71]
data[4][8] => mux_78e:auto_generated.data[72]
data[4][9] => mux_78e:auto_generated.data[73]
data[4][10] => mux_78e:auto_generated.data[74]
data[4][11] => mux_78e:auto_generated.data[75]
data[4][12] => mux_78e:auto_generated.data[76]
data[4][13] => mux_78e:auto_generated.data[77]
data[4][14] => mux_78e:auto_generated.data[78]
data[4][15] => mux_78e:auto_generated.data[79]
data[5][0] => mux_78e:auto_generated.data[80]
data[5][1] => mux_78e:auto_generated.data[81]
data[5][2] => mux_78e:auto_generated.data[82]
data[5][3] => mux_78e:auto_generated.data[83]
data[5][4] => mux_78e:auto_generated.data[84]
data[5][5] => mux_78e:auto_generated.data[85]
data[5][6] => mux_78e:auto_generated.data[86]
data[5][7] => mux_78e:auto_generated.data[87]
data[5][8] => mux_78e:auto_generated.data[88]
data[5][9] => mux_78e:auto_generated.data[89]
data[5][10] => mux_78e:auto_generated.data[90]
data[5][11] => mux_78e:auto_generated.data[91]
data[5][12] => mux_78e:auto_generated.data[92]
data[5][13] => mux_78e:auto_generated.data[93]
data[5][14] => mux_78e:auto_generated.data[94]
data[5][15] => mux_78e:auto_generated.data[95]
data[6][0] => mux_78e:auto_generated.data[96]
data[6][1] => mux_78e:auto_generated.data[97]
data[6][2] => mux_78e:auto_generated.data[98]
data[6][3] => mux_78e:auto_generated.data[99]
data[6][4] => mux_78e:auto_generated.data[100]
data[6][5] => mux_78e:auto_generated.data[101]
data[6][6] => mux_78e:auto_generated.data[102]
data[6][7] => mux_78e:auto_generated.data[103]
data[6][8] => mux_78e:auto_generated.data[104]
data[6][9] => mux_78e:auto_generated.data[105]
data[6][10] => mux_78e:auto_generated.data[106]
data[6][11] => mux_78e:auto_generated.data[107]
data[6][12] => mux_78e:auto_generated.data[108]
data[6][13] => mux_78e:auto_generated.data[109]
data[6][14] => mux_78e:auto_generated.data[110]
data[6][15] => mux_78e:auto_generated.data[111]
data[7][0] => mux_78e:auto_generated.data[112]
data[7][1] => mux_78e:auto_generated.data[113]
data[7][2] => mux_78e:auto_generated.data[114]
data[7][3] => mux_78e:auto_generated.data[115]
data[7][4] => mux_78e:auto_generated.data[116]
data[7][5] => mux_78e:auto_generated.data[117]
data[7][6] => mux_78e:auto_generated.data[118]
data[7][7] => mux_78e:auto_generated.data[119]
data[7][8] => mux_78e:auto_generated.data[120]
data[7][9] => mux_78e:auto_generated.data[121]
data[7][10] => mux_78e:auto_generated.data[122]
data[7][11] => mux_78e:auto_generated.data[123]
data[7][12] => mux_78e:auto_generated.data[124]
data[7][13] => mux_78e:auto_generated.data[125]
data[7][14] => mux_78e:auto_generated.data[126]
data[7][15] => mux_78e:auto_generated.data[127]
sel[0] => mux_78e:auto_generated.sel[0]
sel[1] => mux_78e:auto_generated.sel[1]
sel[2] => mux_78e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_78e:auto_generated.result[0]
result[1] <= mux_78e:auto_generated.result[1]
result[2] <= mux_78e:auto_generated.result[2]
result[3] <= mux_78e:auto_generated.result[3]
result[4] <= mux_78e:auto_generated.result[4]
result[5] <= mux_78e:auto_generated.result[5]
result[6] <= mux_78e:auto_generated.result[6]
result[7] <= mux_78e:auto_generated.result[7]
result[8] <= mux_78e:auto_generated.result[8]
result[9] <= mux_78e:auto_generated.result[9]
result[10] <= mux_78e:auto_generated.result[10]
result[11] <= mux_78e:auto_generated.result[11]
result[12] <= mux_78e:auto_generated.result[12]
result[13] <= mux_78e:auto_generated.result[13]
result[14] <= mux_78e:auto_generated.result[14]
result[15] <= mux_78e:auto_generated.result[15]


|Computer|lpm_mux1:inst28|LPM_MUX:lpm_mux_component|mux_78e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|reg_3:inst6
R0[0] <= 273_2:inst8.Q[0]
R0[1] <= 273_2:inst8.Q[1]
R0[2] <= 273_2:inst8.Q[2]
R0[3] <= 273_2:inst8.Q[3]
R0[4] <= 273_2:inst8.Q[4]
R0[5] <= 273_2:inst8.Q[5]
R0[6] <= 273_2:inst8.Q[6]
R0[7] <= 273_2:inst8.Q[7]
R0[8] <= 273_2:inst8.Q[8]
R0[9] <= 273_2:inst8.Q[9]
R0[10] <= 273_2:inst8.Q[10]
R0[11] <= 273_2:inst8.Q[11]
R0[12] <= 273_2:inst8.Q[12]
R0[13] <= 273_2:inst8.Q[13]
R0[14] <= 273_2:inst8.Q[14]
R0[15] <= 273_2:inst8.Q[15]
T4 => inst7.IN0
T4 => inst6.IN0
T4 => inst.IN0
T4 => inst1.IN0
T4 => inst14.IN0
T4 => inst13.IN0
T4 => inst12.IN0
T4 => inst18.IN0
LDR0 => inst2.IN0
D[0] => 273_2:inst8.D[0]
D[0] => 273_2:inst9.D[0]
D[0] => 273_2:inst10.D[0]
D[0] => 273_2:inst11.D[0]
D[0] => 273_2:inst20.D[0]
D[0] => 273_2:inst21.D[0]
D[0] => 273_2:inst22.D[0]
D[0] => 273_2:inst23.D[0]
D[1] => 273_2:inst8.D[1]
D[1] => 273_2:inst9.D[1]
D[1] => 273_2:inst10.D[1]
D[1] => 273_2:inst11.D[1]
D[1] => 273_2:inst20.D[1]
D[1] => 273_2:inst21.D[1]
D[1] => 273_2:inst22.D[1]
D[1] => 273_2:inst23.D[1]
D[2] => 273_2:inst8.D[2]
D[2] => 273_2:inst9.D[2]
D[2] => 273_2:inst10.D[2]
D[2] => 273_2:inst11.D[2]
D[2] => 273_2:inst20.D[2]
D[2] => 273_2:inst21.D[2]
D[2] => 273_2:inst22.D[2]
D[2] => 273_2:inst23.D[2]
D[3] => 273_2:inst8.D[3]
D[3] => 273_2:inst9.D[3]
D[3] => 273_2:inst10.D[3]
D[3] => 273_2:inst11.D[3]
D[3] => 273_2:inst20.D[3]
D[3] => 273_2:inst21.D[3]
D[3] => 273_2:inst22.D[3]
D[3] => 273_2:inst23.D[3]
D[4] => 273_2:inst8.D[4]
D[4] => 273_2:inst9.D[4]
D[4] => 273_2:inst10.D[4]
D[4] => 273_2:inst11.D[4]
D[4] => 273_2:inst20.D[4]
D[4] => 273_2:inst21.D[4]
D[4] => 273_2:inst22.D[4]
D[4] => 273_2:inst23.D[4]
D[5] => 273_2:inst8.D[5]
D[5] => 273_2:inst9.D[5]
D[5] => 273_2:inst10.D[5]
D[5] => 273_2:inst11.D[5]
D[5] => 273_2:inst20.D[5]
D[5] => 273_2:inst21.D[5]
D[5] => 273_2:inst22.D[5]
D[5] => 273_2:inst23.D[5]
D[6] => 273_2:inst8.D[6]
D[6] => 273_2:inst9.D[6]
D[6] => 273_2:inst10.D[6]
D[6] => 273_2:inst11.D[6]
D[6] => 273_2:inst20.D[6]
D[6] => 273_2:inst21.D[6]
D[6] => 273_2:inst22.D[6]
D[6] => 273_2:inst23.D[6]
D[7] => 273_2:inst8.D[7]
D[7] => 273_2:inst9.D[7]
D[7] => 273_2:inst10.D[7]
D[7] => 273_2:inst11.D[7]
D[7] => 273_2:inst20.D[7]
D[7] => 273_2:inst21.D[7]
D[7] => 273_2:inst22.D[7]
D[7] => 273_2:inst23.D[7]
D[8] => 273_2:inst8.D[8]
D[8] => 273_2:inst9.D[8]
D[8] => 273_2:inst10.D[8]
D[8] => 273_2:inst11.D[8]
D[8] => 273_2:inst20.D[8]
D[8] => 273_2:inst21.D[8]
D[8] => 273_2:inst22.D[8]
D[8] => 273_2:inst23.D[8]
D[9] => 273_2:inst8.D[9]
D[9] => 273_2:inst9.D[9]
D[9] => 273_2:inst10.D[9]
D[9] => 273_2:inst11.D[9]
D[9] => 273_2:inst20.D[9]
D[9] => 273_2:inst21.D[9]
D[9] => 273_2:inst22.D[9]
D[9] => 273_2:inst23.D[9]
D[10] => 273_2:inst8.D[10]
D[10] => 273_2:inst9.D[10]
D[10] => 273_2:inst10.D[10]
D[10] => 273_2:inst11.D[10]
D[10] => 273_2:inst20.D[10]
D[10] => 273_2:inst21.D[10]
D[10] => 273_2:inst22.D[10]
D[10] => 273_2:inst23.D[10]
D[11] => 273_2:inst8.D[11]
D[11] => 273_2:inst9.D[11]
D[11] => 273_2:inst10.D[11]
D[11] => 273_2:inst11.D[11]
D[11] => 273_2:inst20.D[11]
D[11] => 273_2:inst21.D[11]
D[11] => 273_2:inst22.D[11]
D[11] => 273_2:inst23.D[11]
D[12] => 273_2:inst8.D[12]
D[12] => 273_2:inst9.D[12]
D[12] => 273_2:inst10.D[12]
D[12] => 273_2:inst11.D[12]
D[12] => 273_2:inst20.D[12]
D[12] => 273_2:inst21.D[12]
D[12] => 273_2:inst22.D[12]
D[12] => 273_2:inst23.D[12]
D[13] => 273_2:inst8.D[13]
D[13] => 273_2:inst9.D[13]
D[13] => 273_2:inst10.D[13]
D[13] => 273_2:inst11.D[13]
D[13] => 273_2:inst20.D[13]
D[13] => 273_2:inst21.D[13]
D[13] => 273_2:inst22.D[13]
D[13] => 273_2:inst23.D[13]
D[14] => 273_2:inst8.D[14]
D[14] => 273_2:inst9.D[14]
D[14] => 273_2:inst10.D[14]
D[14] => 273_2:inst11.D[14]
D[14] => 273_2:inst20.D[14]
D[14] => 273_2:inst21.D[14]
D[14] => 273_2:inst22.D[14]
D[14] => 273_2:inst23.D[14]
D[15] => 273_2:inst8.D[15]
D[15] => 273_2:inst9.D[15]
D[15] => 273_2:inst10.D[15]
D[15] => 273_2:inst11.D[15]
D[15] => 273_2:inst20.D[15]
D[15] => 273_2:inst21.D[15]
D[15] => 273_2:inst22.D[15]
D[15] => 273_2:inst23.D[15]
R1[0] <= 273_2:inst9.Q[0]
R1[1] <= 273_2:inst9.Q[1]
R1[2] <= 273_2:inst9.Q[2]
R1[3] <= 273_2:inst9.Q[3]
R1[4] <= 273_2:inst9.Q[4]
R1[5] <= 273_2:inst9.Q[5]
R1[6] <= 273_2:inst9.Q[6]
R1[7] <= 273_2:inst9.Q[7]
R1[8] <= 273_2:inst9.Q[8]
R1[9] <= 273_2:inst9.Q[9]
R1[10] <= 273_2:inst9.Q[10]
R1[11] <= 273_2:inst9.Q[11]
R1[12] <= 273_2:inst9.Q[12]
R1[13] <= 273_2:inst9.Q[13]
R1[14] <= 273_2:inst9.Q[14]
R1[15] <= 273_2:inst9.Q[15]
LDR1 => inst3.IN0
R2[0] <= 273_2:inst10.Q[0]
R2[1] <= 273_2:inst10.Q[1]
R2[2] <= 273_2:inst10.Q[2]
R2[3] <= 273_2:inst10.Q[3]
R2[4] <= 273_2:inst10.Q[4]
R2[5] <= 273_2:inst10.Q[5]
R2[6] <= 273_2:inst10.Q[6]
R2[7] <= 273_2:inst10.Q[7]
R2[8] <= 273_2:inst10.Q[8]
R2[9] <= 273_2:inst10.Q[9]
R2[10] <= 273_2:inst10.Q[10]
R2[11] <= 273_2:inst10.Q[11]
R2[12] <= 273_2:inst10.Q[12]
R2[13] <= 273_2:inst10.Q[13]
R2[14] <= 273_2:inst10.Q[14]
R2[15] <= 273_2:inst10.Q[15]
LDR2 => inst4.IN0
R3[0] <= 273_2:inst11.Q[0]
R3[1] <= 273_2:inst11.Q[1]
R3[2] <= 273_2:inst11.Q[2]
R3[3] <= 273_2:inst11.Q[3]
R3[4] <= 273_2:inst11.Q[4]
R3[5] <= 273_2:inst11.Q[5]
R3[6] <= 273_2:inst11.Q[6]
R3[7] <= 273_2:inst11.Q[7]
R3[8] <= 273_2:inst11.Q[8]
R3[9] <= 273_2:inst11.Q[9]
R3[10] <= 273_2:inst11.Q[10]
R3[11] <= 273_2:inst11.Q[11]
R3[12] <= 273_2:inst11.Q[12]
R3[13] <= 273_2:inst11.Q[13]
R3[14] <= 273_2:inst11.Q[14]
R3[15] <= 273_2:inst11.Q[15]
LDR3 => inst5.IN0
R4[0] <= 273_2:inst20.Q[0]
R4[1] <= 273_2:inst20.Q[1]
R4[2] <= 273_2:inst20.Q[2]
R4[3] <= 273_2:inst20.Q[3]
R4[4] <= 273_2:inst20.Q[4]
R4[5] <= 273_2:inst20.Q[5]
R4[6] <= 273_2:inst20.Q[6]
R4[7] <= 273_2:inst20.Q[7]
R4[8] <= 273_2:inst20.Q[8]
R4[9] <= 273_2:inst20.Q[9]
R4[10] <= 273_2:inst20.Q[10]
R4[11] <= 273_2:inst20.Q[11]
R4[12] <= 273_2:inst20.Q[12]
R4[13] <= 273_2:inst20.Q[13]
R4[14] <= 273_2:inst20.Q[14]
R4[15] <= 273_2:inst20.Q[15]
LDR4 => inst15.IN0
R5[0] <= 273_2:inst21.Q[0]
R5[1] <= 273_2:inst21.Q[1]
R5[2] <= 273_2:inst21.Q[2]
R5[3] <= 273_2:inst21.Q[3]
R5[4] <= 273_2:inst21.Q[4]
R5[5] <= 273_2:inst21.Q[5]
R5[6] <= 273_2:inst21.Q[6]
R5[7] <= 273_2:inst21.Q[7]
R5[8] <= 273_2:inst21.Q[8]
R5[9] <= 273_2:inst21.Q[9]
R5[10] <= 273_2:inst21.Q[10]
R5[11] <= 273_2:inst21.Q[11]
R5[12] <= 273_2:inst21.Q[12]
R5[13] <= 273_2:inst21.Q[13]
R5[14] <= 273_2:inst21.Q[14]
R5[15] <= 273_2:inst21.Q[15]
LDR5 => inst16.IN0
R6[0] <= 273_2:inst22.Q[0]
R6[1] <= 273_2:inst22.Q[1]
R6[2] <= 273_2:inst22.Q[2]
R6[3] <= 273_2:inst22.Q[3]
R6[4] <= 273_2:inst22.Q[4]
R6[5] <= 273_2:inst22.Q[5]
R6[6] <= 273_2:inst22.Q[6]
R6[7] <= 273_2:inst22.Q[7]
R6[8] <= 273_2:inst22.Q[8]
R6[9] <= 273_2:inst22.Q[9]
R6[10] <= 273_2:inst22.Q[10]
R6[11] <= 273_2:inst22.Q[11]
R6[12] <= 273_2:inst22.Q[12]
R6[13] <= 273_2:inst22.Q[13]
R6[14] <= 273_2:inst22.Q[14]
R6[15] <= 273_2:inst22.Q[15]
LDR6 => inst17.IN0
R7[0] <= 273_2:inst23.Q[0]
R7[1] <= 273_2:inst23.Q[1]
R7[2] <= 273_2:inst23.Q[2]
R7[3] <= 273_2:inst23.Q[3]
R7[4] <= 273_2:inst23.Q[4]
R7[5] <= 273_2:inst23.Q[5]
R7[6] <= 273_2:inst23.Q[6]
R7[7] <= 273_2:inst23.Q[7]
R7[8] <= 273_2:inst23.Q[8]
R7[9] <= 273_2:inst23.Q[9]
R7[10] <= 273_2:inst23.Q[10]
R7[11] <= 273_2:inst23.Q[11]
R7[12] <= 273_2:inst23.Q[12]
R7[13] <= 273_2:inst23.Q[13]
R7[14] <= 273_2:inst23.Q[14]
R7[15] <= 273_2:inst23.Q[15]
LDR7 => inst19.IN0


|Computer|reg_3:inst6|273_2:inst8
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst9
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst10
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst11
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst20
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst21
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst22
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|reg_3:inst6|273_2:inst23
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|ldr0_2:inst4
LDR0 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
LDRI => inst9.IN0
LDRI => inst10.IN0
LDRI => inst11.IN0
LDRI => inst14.IN1
LDRI => inst18.IN0
LDRI => inst19.IN0
LDRI => inst20.IN0
LDRI => inst21.IN1
I2 => inst5.IN0
I2 => inst12.IN0
I2 => inst13.IN0
I2 => inst15.IN0
I2 => inst16.IN0
I1 => inst6.IN0
I1 => inst7.IN1
I1 => inst8.IN1
I1 => inst15.IN1
I1 => inst16.IN1
I0 => inst4.IN0
I0 => inst3.IN2
I0 => inst8.IN2
I0 => inst13.IN2
I0 => inst16.IN2
LDR1 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
LDR2 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
LDR3 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
LDR4 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
LDR5 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
LDR6 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
LDR7 <= inst21.DB_MAX_OUTPUT_PORT_TYPE


|Computer|273_2:inst30
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|lpm_mux1:inst29
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Computer|lpm_mux1:inst29|LPM_MUX:lpm_mux_component
data[0][0] => mux_78e:auto_generated.data[0]
data[0][1] => mux_78e:auto_generated.data[1]
data[0][2] => mux_78e:auto_generated.data[2]
data[0][3] => mux_78e:auto_generated.data[3]
data[0][4] => mux_78e:auto_generated.data[4]
data[0][5] => mux_78e:auto_generated.data[5]
data[0][6] => mux_78e:auto_generated.data[6]
data[0][7] => mux_78e:auto_generated.data[7]
data[0][8] => mux_78e:auto_generated.data[8]
data[0][9] => mux_78e:auto_generated.data[9]
data[0][10] => mux_78e:auto_generated.data[10]
data[0][11] => mux_78e:auto_generated.data[11]
data[0][12] => mux_78e:auto_generated.data[12]
data[0][13] => mux_78e:auto_generated.data[13]
data[0][14] => mux_78e:auto_generated.data[14]
data[0][15] => mux_78e:auto_generated.data[15]
data[1][0] => mux_78e:auto_generated.data[16]
data[1][1] => mux_78e:auto_generated.data[17]
data[1][2] => mux_78e:auto_generated.data[18]
data[1][3] => mux_78e:auto_generated.data[19]
data[1][4] => mux_78e:auto_generated.data[20]
data[1][5] => mux_78e:auto_generated.data[21]
data[1][6] => mux_78e:auto_generated.data[22]
data[1][7] => mux_78e:auto_generated.data[23]
data[1][8] => mux_78e:auto_generated.data[24]
data[1][9] => mux_78e:auto_generated.data[25]
data[1][10] => mux_78e:auto_generated.data[26]
data[1][11] => mux_78e:auto_generated.data[27]
data[1][12] => mux_78e:auto_generated.data[28]
data[1][13] => mux_78e:auto_generated.data[29]
data[1][14] => mux_78e:auto_generated.data[30]
data[1][15] => mux_78e:auto_generated.data[31]
data[2][0] => mux_78e:auto_generated.data[32]
data[2][1] => mux_78e:auto_generated.data[33]
data[2][2] => mux_78e:auto_generated.data[34]
data[2][3] => mux_78e:auto_generated.data[35]
data[2][4] => mux_78e:auto_generated.data[36]
data[2][5] => mux_78e:auto_generated.data[37]
data[2][6] => mux_78e:auto_generated.data[38]
data[2][7] => mux_78e:auto_generated.data[39]
data[2][8] => mux_78e:auto_generated.data[40]
data[2][9] => mux_78e:auto_generated.data[41]
data[2][10] => mux_78e:auto_generated.data[42]
data[2][11] => mux_78e:auto_generated.data[43]
data[2][12] => mux_78e:auto_generated.data[44]
data[2][13] => mux_78e:auto_generated.data[45]
data[2][14] => mux_78e:auto_generated.data[46]
data[2][15] => mux_78e:auto_generated.data[47]
data[3][0] => mux_78e:auto_generated.data[48]
data[3][1] => mux_78e:auto_generated.data[49]
data[3][2] => mux_78e:auto_generated.data[50]
data[3][3] => mux_78e:auto_generated.data[51]
data[3][4] => mux_78e:auto_generated.data[52]
data[3][5] => mux_78e:auto_generated.data[53]
data[3][6] => mux_78e:auto_generated.data[54]
data[3][7] => mux_78e:auto_generated.data[55]
data[3][8] => mux_78e:auto_generated.data[56]
data[3][9] => mux_78e:auto_generated.data[57]
data[3][10] => mux_78e:auto_generated.data[58]
data[3][11] => mux_78e:auto_generated.data[59]
data[3][12] => mux_78e:auto_generated.data[60]
data[3][13] => mux_78e:auto_generated.data[61]
data[3][14] => mux_78e:auto_generated.data[62]
data[3][15] => mux_78e:auto_generated.data[63]
data[4][0] => mux_78e:auto_generated.data[64]
data[4][1] => mux_78e:auto_generated.data[65]
data[4][2] => mux_78e:auto_generated.data[66]
data[4][3] => mux_78e:auto_generated.data[67]
data[4][4] => mux_78e:auto_generated.data[68]
data[4][5] => mux_78e:auto_generated.data[69]
data[4][6] => mux_78e:auto_generated.data[70]
data[4][7] => mux_78e:auto_generated.data[71]
data[4][8] => mux_78e:auto_generated.data[72]
data[4][9] => mux_78e:auto_generated.data[73]
data[4][10] => mux_78e:auto_generated.data[74]
data[4][11] => mux_78e:auto_generated.data[75]
data[4][12] => mux_78e:auto_generated.data[76]
data[4][13] => mux_78e:auto_generated.data[77]
data[4][14] => mux_78e:auto_generated.data[78]
data[4][15] => mux_78e:auto_generated.data[79]
data[5][0] => mux_78e:auto_generated.data[80]
data[5][1] => mux_78e:auto_generated.data[81]
data[5][2] => mux_78e:auto_generated.data[82]
data[5][3] => mux_78e:auto_generated.data[83]
data[5][4] => mux_78e:auto_generated.data[84]
data[5][5] => mux_78e:auto_generated.data[85]
data[5][6] => mux_78e:auto_generated.data[86]
data[5][7] => mux_78e:auto_generated.data[87]
data[5][8] => mux_78e:auto_generated.data[88]
data[5][9] => mux_78e:auto_generated.data[89]
data[5][10] => mux_78e:auto_generated.data[90]
data[5][11] => mux_78e:auto_generated.data[91]
data[5][12] => mux_78e:auto_generated.data[92]
data[5][13] => mux_78e:auto_generated.data[93]
data[5][14] => mux_78e:auto_generated.data[94]
data[5][15] => mux_78e:auto_generated.data[95]
data[6][0] => mux_78e:auto_generated.data[96]
data[6][1] => mux_78e:auto_generated.data[97]
data[6][2] => mux_78e:auto_generated.data[98]
data[6][3] => mux_78e:auto_generated.data[99]
data[6][4] => mux_78e:auto_generated.data[100]
data[6][5] => mux_78e:auto_generated.data[101]
data[6][6] => mux_78e:auto_generated.data[102]
data[6][7] => mux_78e:auto_generated.data[103]
data[6][8] => mux_78e:auto_generated.data[104]
data[6][9] => mux_78e:auto_generated.data[105]
data[6][10] => mux_78e:auto_generated.data[106]
data[6][11] => mux_78e:auto_generated.data[107]
data[6][12] => mux_78e:auto_generated.data[108]
data[6][13] => mux_78e:auto_generated.data[109]
data[6][14] => mux_78e:auto_generated.data[110]
data[6][15] => mux_78e:auto_generated.data[111]
data[7][0] => mux_78e:auto_generated.data[112]
data[7][1] => mux_78e:auto_generated.data[113]
data[7][2] => mux_78e:auto_generated.data[114]
data[7][3] => mux_78e:auto_generated.data[115]
data[7][4] => mux_78e:auto_generated.data[116]
data[7][5] => mux_78e:auto_generated.data[117]
data[7][6] => mux_78e:auto_generated.data[118]
data[7][7] => mux_78e:auto_generated.data[119]
data[7][8] => mux_78e:auto_generated.data[120]
data[7][9] => mux_78e:auto_generated.data[121]
data[7][10] => mux_78e:auto_generated.data[122]
data[7][11] => mux_78e:auto_generated.data[123]
data[7][12] => mux_78e:auto_generated.data[124]
data[7][13] => mux_78e:auto_generated.data[125]
data[7][14] => mux_78e:auto_generated.data[126]
data[7][15] => mux_78e:auto_generated.data[127]
sel[0] => mux_78e:auto_generated.sel[0]
sel[1] => mux_78e:auto_generated.sel[1]
sel[2] => mux_78e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_78e:auto_generated.result[0]
result[1] <= mux_78e:auto_generated.result[1]
result[2] <= mux_78e:auto_generated.result[2]
result[3] <= mux_78e:auto_generated.result[3]
result[4] <= mux_78e:auto_generated.result[4]
result[5] <= mux_78e:auto_generated.result[5]
result[6] <= mux_78e:auto_generated.result[6]
result[7] <= mux_78e:auto_generated.result[7]
result[8] <= mux_78e:auto_generated.result[8]
result[9] <= mux_78e:auto_generated.result[9]
result[10] <= mux_78e:auto_generated.result[10]
result[11] <= mux_78e:auto_generated.result[11]
result[12] <= mux_78e:auto_generated.result[12]
result[13] <= mux_78e:auto_generated.result[13]
result[14] <= mux_78e:auto_generated.result[14]
result[15] <= mux_78e:auto_generated.result[15]


|Computer|lpm_mux1:inst29|LPM_MUX:lpm_mux_component|mux_78e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|lpm_mux1:inst31
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Computer|lpm_mux1:inst31|LPM_MUX:lpm_mux_component
data[0][0] => mux_78e:auto_generated.data[0]
data[0][1] => mux_78e:auto_generated.data[1]
data[0][2] => mux_78e:auto_generated.data[2]
data[0][3] => mux_78e:auto_generated.data[3]
data[0][4] => mux_78e:auto_generated.data[4]
data[0][5] => mux_78e:auto_generated.data[5]
data[0][6] => mux_78e:auto_generated.data[6]
data[0][7] => mux_78e:auto_generated.data[7]
data[0][8] => mux_78e:auto_generated.data[8]
data[0][9] => mux_78e:auto_generated.data[9]
data[0][10] => mux_78e:auto_generated.data[10]
data[0][11] => mux_78e:auto_generated.data[11]
data[0][12] => mux_78e:auto_generated.data[12]
data[0][13] => mux_78e:auto_generated.data[13]
data[0][14] => mux_78e:auto_generated.data[14]
data[0][15] => mux_78e:auto_generated.data[15]
data[1][0] => mux_78e:auto_generated.data[16]
data[1][1] => mux_78e:auto_generated.data[17]
data[1][2] => mux_78e:auto_generated.data[18]
data[1][3] => mux_78e:auto_generated.data[19]
data[1][4] => mux_78e:auto_generated.data[20]
data[1][5] => mux_78e:auto_generated.data[21]
data[1][6] => mux_78e:auto_generated.data[22]
data[1][7] => mux_78e:auto_generated.data[23]
data[1][8] => mux_78e:auto_generated.data[24]
data[1][9] => mux_78e:auto_generated.data[25]
data[1][10] => mux_78e:auto_generated.data[26]
data[1][11] => mux_78e:auto_generated.data[27]
data[1][12] => mux_78e:auto_generated.data[28]
data[1][13] => mux_78e:auto_generated.data[29]
data[1][14] => mux_78e:auto_generated.data[30]
data[1][15] => mux_78e:auto_generated.data[31]
data[2][0] => mux_78e:auto_generated.data[32]
data[2][1] => mux_78e:auto_generated.data[33]
data[2][2] => mux_78e:auto_generated.data[34]
data[2][3] => mux_78e:auto_generated.data[35]
data[2][4] => mux_78e:auto_generated.data[36]
data[2][5] => mux_78e:auto_generated.data[37]
data[2][6] => mux_78e:auto_generated.data[38]
data[2][7] => mux_78e:auto_generated.data[39]
data[2][8] => mux_78e:auto_generated.data[40]
data[2][9] => mux_78e:auto_generated.data[41]
data[2][10] => mux_78e:auto_generated.data[42]
data[2][11] => mux_78e:auto_generated.data[43]
data[2][12] => mux_78e:auto_generated.data[44]
data[2][13] => mux_78e:auto_generated.data[45]
data[2][14] => mux_78e:auto_generated.data[46]
data[2][15] => mux_78e:auto_generated.data[47]
data[3][0] => mux_78e:auto_generated.data[48]
data[3][1] => mux_78e:auto_generated.data[49]
data[3][2] => mux_78e:auto_generated.data[50]
data[3][3] => mux_78e:auto_generated.data[51]
data[3][4] => mux_78e:auto_generated.data[52]
data[3][5] => mux_78e:auto_generated.data[53]
data[3][6] => mux_78e:auto_generated.data[54]
data[3][7] => mux_78e:auto_generated.data[55]
data[3][8] => mux_78e:auto_generated.data[56]
data[3][9] => mux_78e:auto_generated.data[57]
data[3][10] => mux_78e:auto_generated.data[58]
data[3][11] => mux_78e:auto_generated.data[59]
data[3][12] => mux_78e:auto_generated.data[60]
data[3][13] => mux_78e:auto_generated.data[61]
data[3][14] => mux_78e:auto_generated.data[62]
data[3][15] => mux_78e:auto_generated.data[63]
data[4][0] => mux_78e:auto_generated.data[64]
data[4][1] => mux_78e:auto_generated.data[65]
data[4][2] => mux_78e:auto_generated.data[66]
data[4][3] => mux_78e:auto_generated.data[67]
data[4][4] => mux_78e:auto_generated.data[68]
data[4][5] => mux_78e:auto_generated.data[69]
data[4][6] => mux_78e:auto_generated.data[70]
data[4][7] => mux_78e:auto_generated.data[71]
data[4][8] => mux_78e:auto_generated.data[72]
data[4][9] => mux_78e:auto_generated.data[73]
data[4][10] => mux_78e:auto_generated.data[74]
data[4][11] => mux_78e:auto_generated.data[75]
data[4][12] => mux_78e:auto_generated.data[76]
data[4][13] => mux_78e:auto_generated.data[77]
data[4][14] => mux_78e:auto_generated.data[78]
data[4][15] => mux_78e:auto_generated.data[79]
data[5][0] => mux_78e:auto_generated.data[80]
data[5][1] => mux_78e:auto_generated.data[81]
data[5][2] => mux_78e:auto_generated.data[82]
data[5][3] => mux_78e:auto_generated.data[83]
data[5][4] => mux_78e:auto_generated.data[84]
data[5][5] => mux_78e:auto_generated.data[85]
data[5][6] => mux_78e:auto_generated.data[86]
data[5][7] => mux_78e:auto_generated.data[87]
data[5][8] => mux_78e:auto_generated.data[88]
data[5][9] => mux_78e:auto_generated.data[89]
data[5][10] => mux_78e:auto_generated.data[90]
data[5][11] => mux_78e:auto_generated.data[91]
data[5][12] => mux_78e:auto_generated.data[92]
data[5][13] => mux_78e:auto_generated.data[93]
data[5][14] => mux_78e:auto_generated.data[94]
data[5][15] => mux_78e:auto_generated.data[95]
data[6][0] => mux_78e:auto_generated.data[96]
data[6][1] => mux_78e:auto_generated.data[97]
data[6][2] => mux_78e:auto_generated.data[98]
data[6][3] => mux_78e:auto_generated.data[99]
data[6][4] => mux_78e:auto_generated.data[100]
data[6][5] => mux_78e:auto_generated.data[101]
data[6][6] => mux_78e:auto_generated.data[102]
data[6][7] => mux_78e:auto_generated.data[103]
data[6][8] => mux_78e:auto_generated.data[104]
data[6][9] => mux_78e:auto_generated.data[105]
data[6][10] => mux_78e:auto_generated.data[106]
data[6][11] => mux_78e:auto_generated.data[107]
data[6][12] => mux_78e:auto_generated.data[108]
data[6][13] => mux_78e:auto_generated.data[109]
data[6][14] => mux_78e:auto_generated.data[110]
data[6][15] => mux_78e:auto_generated.data[111]
data[7][0] => mux_78e:auto_generated.data[112]
data[7][1] => mux_78e:auto_generated.data[113]
data[7][2] => mux_78e:auto_generated.data[114]
data[7][3] => mux_78e:auto_generated.data[115]
data[7][4] => mux_78e:auto_generated.data[116]
data[7][5] => mux_78e:auto_generated.data[117]
data[7][6] => mux_78e:auto_generated.data[118]
data[7][7] => mux_78e:auto_generated.data[119]
data[7][8] => mux_78e:auto_generated.data[120]
data[7][9] => mux_78e:auto_generated.data[121]
data[7][10] => mux_78e:auto_generated.data[122]
data[7][11] => mux_78e:auto_generated.data[123]
data[7][12] => mux_78e:auto_generated.data[124]
data[7][13] => mux_78e:auto_generated.data[125]
data[7][14] => mux_78e:auto_generated.data[126]
data[7][15] => mux_78e:auto_generated.data[127]
sel[0] => mux_78e:auto_generated.sel[0]
sel[1] => mux_78e:auto_generated.sel[1]
sel[2] => mux_78e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_78e:auto_generated.result[0]
result[1] <= mux_78e:auto_generated.result[1]
result[2] <= mux_78e:auto_generated.result[2]
result[3] <= mux_78e:auto_generated.result[3]
result[4] <= mux_78e:auto_generated.result[4]
result[5] <= mux_78e:auto_generated.result[5]
result[6] <= mux_78e:auto_generated.result[6]
result[7] <= mux_78e:auto_generated.result[7]
result[8] <= mux_78e:auto_generated.result[8]
result[9] <= mux_78e:auto_generated.result[9]
result[10] <= mux_78e:auto_generated.result[10]
result[11] <= mux_78e:auto_generated.result[11]
result[12] <= mux_78e:auto_generated.result[12]
result[13] <= mux_78e:auto_generated.result[13]
result[14] <= mux_78e:auto_generated.result[14]
result[15] <= mux_78e:auto_generated.result[15]


|Computer|lpm_mux1:inst31|LPM_MUX:lpm_mux_component|mux_78e:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|Computer|sheft:inst18
clk => reg8[15].CLK
clk => reg8[14].CLK
clk => reg8[13].CLK
clk => reg8[12].CLK
clk => reg8[11].CLK
clk => reg8[10].CLK
clk => reg8[9].CLK
clk => reg8[8].CLK
clk => reg8[7].CLK
clk => reg8[6].CLK
clk => reg8[5].CLK
clk => reg8[4].CLK
clk => reg8[3].CLK
clk => reg8[2].CLK
clk => reg8[1].CLK
clk => reg8[0].CLK
clk => cy.CLK
m => Equal0.IN0
m => Equal1.IN1
m => Equal2.IN0
m => Equal3.IN1
m => Equal4.IN0
m => Equal5.IN0
c0 => reg8~48.DATAB
c0 => cy~3.DATAB
c0 => reg8~31.DATAB
c0 => cy~1.DATAB
s[0] => Equal0.IN2
s[0] => Equal1.IN2
s[0] => Equal2.IN1
s[0] => Equal3.IN0
s[0] => Equal4.IN1
s[0] => Equal5.IN1
s[1] => Equal0.IN1
s[1] => Equal1.IN0
s[1] => Equal2.IN2
s[1] => Equal3.IN2
s[1] => Equal4.IN2
s[1] => Equal5.IN2
d[0] => reg8~79.DATAB
d[1] => reg8~78.DATAB
d[2] => reg8~77.DATAB
d[3] => reg8~76.DATAB
d[4] => reg8~75.DATAB
d[5] => reg8~74.DATAB
d[6] => reg8~73.DATAB
d[7] => reg8~72.DATAB
d[8] => reg8~71.DATAB
d[9] => reg8~70.DATAB
d[10] => reg8~69.DATAB
d[11] => reg8~68.DATAB
d[12] => reg8~67.DATAB
d[13] => reg8~66.DATAB
d[14] => reg8~65.DATAB
d[15] => reg8~64.DATAB
q[0] <= reg8[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg8[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg8[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg8[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg8[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg8[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg8[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg8[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg8[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg8[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg8[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg8[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg8[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg8[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg8[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg8[15].DB_MAX_OUTPUT_PORT_TYPE
cn <= cy.DB_MAX_OUTPUT_PORT_TYPE


|Computer|74148:inst44
EON <= 83.DB_MAX_OUTPUT_PORT_TYPE
1N => 83.IN0
1N => 103.IN0
2N => 83.IN1
2N => 55.IN0
3N => 83.IN2
3N => 57.IN0
0N => 83.IN3
4N => 83.IN4
4N => 62.IN0
5N => 83.IN5
5N => 106.IN0
6N => 83.IN6
6N => 104.IN0
7N => 107.IN0
7N => 105.IN0
EIN => 65.IN0
GSN <= 84.DB_MAX_OUTPUT_PORT_TYPE
A0N <= 8.DB_MAX_OUTPUT_PORT_TYPE
A1N <= 109.DB_MAX_OUTPUT_PORT_TYPE
A2N <= 9.DB_MAX_OUTPUT_PORT_TYPE


|Computer|273_2:inst19
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


|Computer|273_2:inst24
Q[0] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 20.DB_MAX_OUTPUT_PORT_TYPE
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
CLK => 27.CLK
CLK => 26.CLK
CLK => 25.CLK
CLK => 24.CLK
CLK => 23.CLK
CLK => 22.CLK
CLK => 21.CLK
CLK => 20.CLK
D[0] => 19.DATAIN
D[1] => 18.DATAIN
D[2] => 17.DATAIN
D[3] => 16.DATAIN
D[4] => 15.DATAIN
D[5] => 14.DATAIN
D[6] => 13.DATAIN
D[7] => 12.DATAIN
D[8] => 27.DATAIN
D[9] => 26.DATAIN
D[10] => 25.DATAIN
D[11] => 24.DATAIN
D[12] => 23.DATAIN
D[13] => 22.DATAIN
D[14] => 21.DATAIN
D[15] => 20.DATAIN


