\hypertarget{group___c_l_k_p_w_r___public___macros}{}\section{C\+L\+K\+P\+WR Public Macros}
\label{group___c_l_k_p_w_r___public___macros}\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(0))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(2))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(4))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(6))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(8))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(12))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(14))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(16))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(20))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(22))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(24))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(26))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(28))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(30))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(32))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(36))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(38))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(42))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(44))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(46))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(48))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(50))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(52))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(54))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(58))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(60))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(62))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(0))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(2))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$1))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gabb4fde316626be32ef910804a4f1e89f}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$2))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$3))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$4))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$6))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$7))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$8))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$9))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$10))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$12))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$13))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$14))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$15))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$16))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$17))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$18))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$19))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$21))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$22))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$23))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$24))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$25))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$26))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$27))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$29))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$30))
\item 
\#define \hyperlink{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})(1$<$$<$31))
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF}{CLKPWR_PCLKSEL_ACF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF~(({\bf uint32\+\_\+t})(30))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}{}\label{group___c_l_k_p_w_r___public___macros_gaf5e32f4e62e29f6ebc2c4f32fa3121ce}
Peripheral clock divider bit position for A\+CF 

Definition at line 74 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC}{CLKPWR_PCLKSEL_ADC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC~(({\bf uint32\+\_\+t})(24))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}{}\label{group___c_l_k_p_w_r___public___macros_ga842dc1922e983d1eaff58fced88f79f0}
Peripheral clock divider bit position for A\+DC 

Definition at line 68 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1}{CLKPWR_PCLKSEL_CAN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1~(({\bf uint32\+\_\+t})(26))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}{}\label{group___c_l_k_p_w_r___public___macros_ga9965dea28c73dfce6c594edde50fe70c}
Peripheral clock divider bit position for C\+A\+N1 

Definition at line 70 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2}{CLKPWR_PCLKSEL_CAN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2~(({\bf uint32\+\_\+t})(28))}\hypertarget{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}{}\label{group___c_l_k_p_w_r___public___macros_gabc314973cc2becbd8cfcf4f4813c6dd4}
Peripheral clock divider bit position for C\+A\+N2 

Definition at line 72 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1}{CLKPWR_PCLKSEL_CCLK_DIV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1~(({\bf uint32\+\_\+t})(1))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}{}\label{group___c_l_k_p_w_r___public___macros_ga9aaf02f3090e8a9208d261c0f984c165}
Peripheral clock divider is the same with C\+C\+LK 

Definition at line 109 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2}{CLKPWR_PCLKSEL_CCLK_DIV_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2~(({\bf uint32\+\_\+t})(2))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}{}\label{group___c_l_k_p_w_r___public___macros_ga07e1e67993eb7f67f2b9bca8e7a1d8c8}
Peripheral clock divider is set to 2 from C\+C\+LK 

Definition at line 111 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4}{CLKPWR_PCLKSEL_CCLK_DIV_4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4~(({\bf uint32\+\_\+t})(0))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}{}\label{group___c_l_k_p_w_r___public___macros_gaf7b612823ab87d3d6358df977364b547}
Macro for Peripheral Clock Selection register bit values Note\+: When C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+8, Peripheral�s clock is selected to P\+C\+L\+K\+\_\+xyz = C\+C\+L\+K/8 except for C\+A\+N1, C\+A\+N2, and C\+AN filtering when �11�selects P\+C\+L\+K\+\_\+xyz = C\+C\+L\+K/6 

Definition at line 107 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC}{CLKPWR_PCLKSEL_DAC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC~(({\bf uint32\+\_\+t})(22))}\hypertarget{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}{}\label{group___c_l_k_p_w_r___public___macros_gad78e9911438a7b9006e89a11ab747de5}
Peripheral clock divider bit position for D\+AC 

Definition at line 66 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0}{CLKPWR_PCLKSEL_I2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0~(({\bf uint32\+\_\+t})(14))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}{}\label{group___c_l_k_p_w_r___public___macros_ga43fd50253c56be7a7fd2f93cd2684078}
Peripheral clock divider bit position for I2\+C0 

Definition at line 60 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1}{CLKPWR_PCLKSEL_I2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1~(({\bf uint32\+\_\+t})(38))}\hypertarget{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}{}\label{group___c_l_k_p_w_r___public___macros_gab662479578bb2af89f683e17517b9a5e}
Peripheral clock divider bit position for I2\+C1 

Definition at line 80 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2}{CLKPWR_PCLKSEL_I2C2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2~(({\bf uint32\+\_\+t})(52))}\hypertarget{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}{}\label{group___c_l_k_p_w_r___public___macros_gafbf149f2011d8691c7e1b9c3fe1383f4}
Peripheral clock divider bit position for I2\+C2 

Definition at line 92 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S}{CLKPWR_PCLKSEL_I2S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S~(({\bf uint32\+\_\+t})(54))}\hypertarget{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}{}\label{group___c_l_k_p_w_r___public___macros_gabaeef97fdbabc0fee54c07786ee6e1ba}
Peripheral clock divider bit position for I2S 

Definition at line 94 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC}{CLKPWR_PCLKSEL_MC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC~(({\bf uint32\+\_\+t})(62))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}{}\label{group___c_l_k_p_w_r___public___macros_ga6f1c261af43582c0e9b2bc3ac5e603d1}
Peripheral clock divider bit position for MC 

Definition at line 100 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB}{CLKPWR_PCLKSEL_PCB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB~(({\bf uint32\+\_\+t})(36))}\hypertarget{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}{}\label{group___c_l_k_p_w_r___public___macros_gad35b3535118164485e75806a6ef1f6e6}
Peripheral clock divider bit position for P\+CB 

Definition at line 78 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1}{CLKPWR_PCLKSEL_PWM1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1~(({\bf uint32\+\_\+t})(12))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}{}\label{group___c_l_k_p_w_r___public___macros_ga2ce2c973644d4ddfcc6651d4d2665492}
Peripheral clock divider bit position for P\+W\+M1 

Definition at line 58 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI}{CLKPWR_PCLKSEL_QEI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI~(({\bf uint32\+\_\+t})(32))}\hypertarget{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}{}\label{group___c_l_k_p_w_r___public___macros_gacdf0446e521b6cdec979ffece2ba73f5}
Peripheral clock divider bit position for Q\+EI 

Definition at line 76 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT}{CLKPWR_PCLKSEL_RIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT~(({\bf uint32\+\_\+t})(58))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}{}\label{group___c_l_k_p_w_r___public___macros_ga7017b827f2ec5d3b822371ab3eb43bd9}
Peripheral clock divider bit position for R\+IT 

Definition at line 96 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI}{CLKPWR_PCLKSEL_SPI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI~(({\bf uint32\+\_\+t})(16))}\hypertarget{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}{}\label{group___c_l_k_p_w_r___public___macros_gab9cf1de13d64711004e44ed10356c9a6}
Peripheral clock divider bit position for S\+PI 

Definition at line 62 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0}{CLKPWR_PCLKSEL_SSP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0~(({\bf uint32\+\_\+t})(42))}\hypertarget{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}{}\label{group___c_l_k_p_w_r___public___macros_gada2d54badb0a1592f68643aba04cb4ba}
Peripheral clock divider bit position for S\+S\+P0 

Definition at line 82 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1}{CLKPWR_PCLKSEL_SSP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1~(({\bf uint32\+\_\+t})(20))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}{}\label{group___c_l_k_p_w_r___public___macros_ga67471573e91ebf70da511d54d4a7c808}
Peripheral clock divider bit position for S\+S\+P1 

Definition at line 64 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON}{CLKPWR_PCLKSEL_SYSCON}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON~(({\bf uint32\+\_\+t})(60))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}{}\label{group___c_l_k_p_w_r___public___macros_ga5e87768ef5afcdeb8e4c2a9085fa381e}
Peripheral clock divider bit position for S\+Y\+S\+C\+ON 

Definition at line 98 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0}{CLKPWR_PCLKSEL_TIMER0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0~(({\bf uint32\+\_\+t})(2))}\hypertarget{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}{}\label{group___c_l_k_p_w_r___public___macros_gab1acc813f04ade492704686390180d0e}
Peripheral clock divider bit position for T\+I\+M\+E\+R0 

Definition at line 50 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1}{CLKPWR_PCLKSEL_TIMER1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1~(({\bf uint32\+\_\+t})(4))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}{}\label{group___c_l_k_p_w_r___public___macros_ga6f40e91e37d638a7005abc64f0f339f7}
Peripheral clock divider bit position for T\+I\+M\+E\+R1 

Definition at line 52 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2}{CLKPWR_PCLKSEL_TIMER2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2~(({\bf uint32\+\_\+t})(44))}\hypertarget{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}{}\label{group___c_l_k_p_w_r___public___macros_gafb146ae5ab7a0fbc2c95924f3a50456d}
Peripheral clock divider bit position for T\+I\+M\+E\+R2 

Definition at line 84 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3}{CLKPWR_PCLKSEL_TIMER3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3~(({\bf uint32\+\_\+t})(46))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}{}\label{group___c_l_k_p_w_r___public___macros_ga0df581997c3365eee4a5a0503e513066}
Peripheral clock divider bit position for T\+I\+M\+E\+R3 

Definition at line 86 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0}{CLKPWR_PCLKSEL_UART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0~(({\bf uint32\+\_\+t})(6))}\hypertarget{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}{}\label{group___c_l_k_p_w_r___public___macros_gab55e1cb2751a05bac54292939ce3937b}
Peripheral clock divider bit position for U\+A\+R\+T0 

Definition at line 54 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1}{CLKPWR_PCLKSEL_UART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1~(({\bf uint32\+\_\+t})(8))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}{}\label{group___c_l_k_p_w_r___public___macros_ga1e565a2eb1621b007b3f11725637474d}
Peripheral clock divider bit position for U\+A\+R\+T1 

Definition at line 56 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2}{CLKPWR_PCLKSEL_UART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2~(({\bf uint32\+\_\+t})(48))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}{}\label{group___c_l_k_p_w_r___public___macros_ga2b7eb179fdd09c99ddadac8c4d144142}
Peripheral clock divider bit position for U\+A\+R\+T2 

Definition at line 88 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3}{CLKPWR_PCLKSEL_UART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3~(({\bf uint32\+\_\+t})(50))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}{}\label{group___c_l_k_p_w_r___public___macros_ga47e9c387422d28ed7d667b7a4abd9096}
Peripheral clock divider bit position for U\+A\+R\+T3 

Definition at line 90 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT}{CLKPWR_PCLKSEL_WDT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT~(({\bf uint32\+\_\+t})(0))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}{}\label{group___c_l_k_p_w_r___public___macros_ga336ff9ef63221ddb5d2306637434b988}
Peripheral clock divider bit position for W\+DT 

Definition at line 48 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD}{CLKPWR_PCONP_PCAD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD~(({\bf uint32\+\_\+t})(1$<$$<$12))}\hypertarget{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}{}\label{group___c_l_k_p_w_r___public___macros_gacf0b90f108501745297500318d00dbaa}
A/D converter 0 (A\+D\+C0) power/clock control bit 

Definition at line 136 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1}{CLKPWR_PCONP_PCAN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1~(({\bf uint32\+\_\+t})(1$<$$<$13))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}{}\label{group___c_l_k_p_w_r___public___macros_ga73d78caa1e5f33ff4f878a4a4188d4f1}
C\+AN Controller 1 power/clock control bit 

Definition at line 138 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2}{CLKPWR_PCONP_PCAN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2~(({\bf uint32\+\_\+t})(1$<$$<$14))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}{}\label{group___c_l_k_p_w_r___public___macros_ga0359c82f11514929d6981bd3b2c97633}
C\+AN Controller 2 power/clock control bit 

Definition at line 140 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET}{CLKPWR_PCONP_PCENET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET~(({\bf uint32\+\_\+t})(1$<$$<$30))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}{}\label{group___c_l_k_p_w_r___public___macros_gaf5641763b6a54ad0b80c97ed1c70f838}
Ethernet block power/clock control bit 

Definition at line 168 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA}{CLKPWR_PCONP_PCGPDMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA~(({\bf uint32\+\_\+t})(1$<$$<$29))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}{}\label{group___c_l_k_p_w_r___public___macros_ga84bfe568fbcc02ffc13cccfc0226eff9}
GP D\+MA function power/clock control bit 

Definition at line 166 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO}{CLKPWR_PCONP_PCGPIO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO~(({\bf uint32\+\_\+t})(1$<$$<$15))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}{}\label{group___c_l_k_p_w_r___public___macros_ga8f0ed88b2c85cc248595d7071a2df815}
G\+P\+IO power/clock control bit 

Definition at line 142 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0}{CLKPWR_PCONP_PCI2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0~(({\bf uint32\+\_\+t})(1$<$$<$7))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}{}\label{group___c_l_k_p_w_r___public___macros_gaca155b41f55c089a8480ec160135ffe8}
The I2\+C0 interface power/clock control bit 

Definition at line 128 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1}{CLKPWR_PCONP_PCI2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1~(({\bf uint32\+\_\+t})(1$<$$<$19))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}{}\label{group___c_l_k_p_w_r___public___macros_ga533db7f7c151a115b487585d29889199}
The I2\+C1 interface power/clock control bit 

Definition at line 150 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2}{CLKPWR_PCONP_PCI2C2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2~(({\bf uint32\+\_\+t})(1$<$$<$26))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}{}\label{group___c_l_k_p_w_r___public___macros_ga4882ffb6a89fe73a1fa8817e1a5b54e0}
I2C interface 2 power/clock control bit 

Definition at line 162 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S}{CLKPWR_PCONP_PCI2S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S~(({\bf uint32\+\_\+t})(1$<$$<$27))}\hypertarget{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}{}\label{group___c_l_k_p_w_r___public___macros_gac20f68e14f2d54ccfef205d5ad7373e0}
I2S interface power/clock control bit 

Definition at line 164 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC}{CLKPWR_PCONP_PCMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC~(({\bf uint32\+\_\+t})(1$<$$<$17))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}{}\label{group___c_l_k_p_w_r___public___macros_ga5a8749edeb4ea582cd48f5f35f2088e6}
Motor Control P\+WM 

Definition at line 146 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1}{CLKPWR_PCONP_PCPWM1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1~(({\bf uint32\+\_\+t})(1$<$$<$6))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}{}\label{group___c_l_k_p_w_r___public___macros_ga0f01e679f3b6eec995d0fd1ad43dc2d7}
P\+W\+M1 power/clock control bit 

Definition at line 126 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI}{CLKPWR_PCONP_PCQEI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI~(({\bf uint32\+\_\+t})(1$<$$<$18))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}{}\label{group___c_l_k_p_w_r___public___macros_ga0f0ae9eef9bdd20cbeb8789430f6c3ee}
Quadrature Encoder Interface power/clock control bit 

Definition at line 148 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT}{CLKPWR_PCONP_PCRIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT~(({\bf uint32\+\_\+t})(1$<$$<$16))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}{}\label{group___c_l_k_p_w_r___public___macros_gaaa16c9b9d220721a6ca8cacf74c77a2c}
Repetitive Interrupt Timer power/clock control bit 

Definition at line 144 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC}{CLKPWR_PCONP_PCRTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC~(({\bf uint32\+\_\+t})(1$<$$<$9))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}{}\label{group___c_l_k_p_w_r___public___macros_ga6fdc3d2935f1bf706c91320c455ba839}
The R\+TC power/clock control bit 

Definition at line 132 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI}{CLKPWR_PCONP_PCSPI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI~(({\bf uint32\+\_\+t})(1$<$$<$8))}\hypertarget{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}{}\label{group___c_l_k_p_w_r___public___macros_gae299e815a1e4239a3e6bb5ca4a24b14f}
The S\+PI interface power/clock control bit 

Definition at line 130 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0}{CLKPWR_PCONP_PCSSP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0~(({\bf uint32\+\_\+t})(1$<$$<$21))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}{}\label{group___c_l_k_p_w_r___public___macros_ga4e542d17bed4b5833d41985770a6b44b}
The S\+S\+P0 interface power/clock control bit 

Definition at line 152 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1}{CLKPWR_PCONP_PCSSP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1~(({\bf uint32\+\_\+t})(1$<$$<$10))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}{}\label{group___c_l_k_p_w_r___public___macros_ga77f74b342abfbb8ede495727a588ee1b}
The S\+S\+P1 interface power/clock control bit 

Definition at line 134 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0}{CLKPWR_PCONP_PCTIM0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0~(({\bf uint32\+\_\+t})(1$<$$<$1))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}{}\label{group___c_l_k_p_w_r___public___macros_ga8fcd9a64da1ce162e567fd58f93361e9}
Timer/\+Counter 0 power/clock control bit 

Definition at line 118 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1}{CLKPWR_PCONP_PCTIM1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1~(({\bf uint32\+\_\+t})(1$<$$<$2))}\hypertarget{group___c_l_k_p_w_r___public___macros_gabb4fde316626be32ef910804a4f1e89f}{}\label{group___c_l_k_p_w_r___public___macros_gabb4fde316626be32ef910804a4f1e89f}


Definition at line 120 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2}{CLKPWR_PCONP_PCTIM2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2~(({\bf uint32\+\_\+t})(1$<$$<$22))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}{}\label{group___c_l_k_p_w_r___public___macros_ga5ad76b83dd27e58d257f43dc400fa4eb}
Timer 2 power/clock control bit 

Definition at line 154 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3}{CLKPWR_PCONP_PCTIM3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3~(({\bf uint32\+\_\+t})(1$<$$<$23))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}{}\label{group___c_l_k_p_w_r___public___macros_ga6d8a03a7e3535a783b132bb8755ca554}
Timer 3 power/clock control bit 

Definition at line 156 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0}{CLKPWR_PCONP_PCUART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0~(({\bf uint32\+\_\+t})(1$<$$<$3))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}{}\label{group___c_l_k_p_w_r___public___macros_ga25e8807a1107e45cb604e0cdf82da4dd}
U\+A\+R\+T0 power/clock control bit 

Definition at line 122 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1}{CLKPWR_PCONP_PCUART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1~(({\bf uint32\+\_\+t})(1$<$$<$4))}\hypertarget{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}{}\label{group___c_l_k_p_w_r___public___macros_gaa4d6d3d86ee08058a5879fc8a3eeab25}
U\+A\+R\+T1 power/clock control bit 

Definition at line 124 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2}{CLKPWR_PCONP_PCUART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2~(({\bf uint32\+\_\+t})(1$<$$<$24))}\hypertarget{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}{}\label{group___c_l_k_p_w_r___public___macros_gac87ef2376877891f6694a6c033d299db}
U\+A\+RT 2 power/clock control bit 

Definition at line 158 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3}{CLKPWR_PCONP_PCUART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3~(({\bf uint32\+\_\+t})(1$<$$<$25))}\hypertarget{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}{}\label{group___c_l_k_p_w_r___public___macros_gab3c180bc0be3f8ddb32d526262ef0da6}
U\+A\+RT 3 power/clock control bit 

Definition at line 160 of file clkpwr.\+h.

\index{C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}!C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB@{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB}!C\+L\+K\+P\+W\+R Public Macros@{C\+L\+K\+P\+W\+R Public Macros}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB}{CLKPWR_PCONP_PCUSB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB~(({\bf uint32\+\_\+t})(1$<$$<$31))}\hypertarget{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}{}\label{group___c_l_k_p_w_r___public___macros_ga05926f84706fa15dfc9228650d62ce26}
U\+SB interface power/clock control bit 

Definition at line 170 of file clkpwr.\+h.

