Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 11:36:19 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_391_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No5_instance/Y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.165ns (4.532%)  route 3.476ns (95.468%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.576ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.429ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=39839, routed)       2.468     3.419    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X122Y221       FDCE                                         r  ModCount151_instance/count_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y221       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.495 r  ModCount151_instance/count_reg[2]_rep__1/Q
                         net (fo=124, routed)         3.442     6.937    MUX_Product_2_impl_1_instance/count_reg[2]_rep__1
    SLICE_X116Y171       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     7.000 r  MUX_Product_2_impl_1_instance/Y_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     7.000    MUX_Product_2_impl_1_instance/Y_reg[13]_i_2_n_0
    SLICE_X116Y171       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     7.026 r  MUX_Product_2_impl_1_instance/Y_reg[13]_i_1/O
                         net (fo=1, routed)           0.034     7.060    Delay1No5_instance/count_reg[3][13]
    SLICE_X116Y171       FDCE                                         r  Delay1No5_instance/Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=39839, routed)       2.249     6.909    Delay1No5_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X116Y171       FDCE                                         r  Delay1No5_instance/Y_reg[13]/C
                         clock pessimism              0.438     7.347    
                         clock uncertainty           -0.035     7.312    
    SLICE_X116Y171       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.337    Delay1No5_instance/Y_reg[13]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  0.277    




