INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'blue_jump' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'blue_jump'...
WARNING:sim - A core named 'blue_jump' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'blue_jump'...
Delivering associated files for 'blue_jump'...
Delivering EJava files for 'blue_jump'...
Generating implementation netlist for 'blue_jump'...
INFO:sim - Pre-processing HDL files for 'blue_jump'...
Running synthesis for 'blue_jump'
Running ngcbuild...
Writing VEO instantiation template for 'blue_jump'...
Writing Verilog behavioral simulation model for 'blue_jump'...
WARNING:sim - Overwriting existing file
   /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump/doc/blk_mem_gen_v7_3_vinfo
   .html with file from view xilinx_documentation
Delivered 1 file into directory
/tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blue_jump'...
Generating metadata file...
Regenerating ISE project file for 'blue_jump'...
Generating ISE project...
XCO file found: blue_jump.xco
XMDF file found: blue_jump_xmdf.tcl
Adding /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.asy -view all
-origin_type imported
Adding /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.ngc -view all
-origin_type created
Checking file "/tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.ngc" for
project device match ...
File "/tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.ngc" device information
matches project device.
Adding /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.sym -view all
-origin_type imported
Adding /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /tmp/Logic/Jack_Frost/ipcore_dir/tmp/_cg/blue_jump.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blue_jump"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'blue_jump'.
