PPA Report for programmable_clk_gen.v (Module: programmable_clk_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 31
FF Count: 37
IO Count: 20
Cell Count: 144

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 476.64 MHz
Reg-to-Reg Critical Path Delay: 1.907 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
