MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  ComputeDataType: 0
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: true
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: true
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 0
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 1
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 2
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 3
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 4
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 5
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 6
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 7
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 8
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 9
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 10
  key: [2, 16, 0, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 11
  key: [2, 16, 0, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 12
  key: [2, 16, 0, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 13
  key: [2, 16, 0, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 14
  key: [2, 16, 0, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 64
  LVCB: 64
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 15
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 64
  LVCB: 64
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 16
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 64
  LVCB: 64
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 17
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 64
  LVCB: 64
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 18
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 64
  LVCB: 64
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 19
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM15
  SolutionIndex: 20
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM1
  SolutionIndex: 21
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM1
  SolutionIndex: 22
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_K1_NLCB1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 23
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_K1_NLCB1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 24
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM1
  SolutionIndex: 25
  key: [1, 32, 0, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM1
  SolutionIndex: 26
  key: [1, 32, 0, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x16_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM8
  SolutionIndex: 27
  key: [1, 32, 0, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM15
  SolutionIndex: 28
  key: [1, 32, 0, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 2]'
  MIWaveTileA: 1
  MIWaveTileB: 2
  MacroTile0: 32
  MacroTile1: 64
  MacroTileA: 32
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x64x16_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR5_SU0_SUS0_SVW4_TT1_32_WG32_8_1_WGM8
  SolutionIndex: 29
  key: [1, 32, 0, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU32_SUS256_SVW1_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 30
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM8
  SolutionIndex: 31
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU32_SUS256_SVW1_TT1_16_WG32_8_1_WGM8
  SolutionIndex: 32
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 33
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR1_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 34
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 35
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU32_SUS256_SVW1_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 36
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU32_SUS256_SVW1_TT1_16_WG32_8_1_WGM15
  SolutionIndex: 37
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM8
  SolutionIndex: 38
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM8
  SolutionIndex: 39
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 40
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 41
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 42
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 43
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 44
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 45
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR1_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 46
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR1_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 47
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 48
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR1_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 49
  key: [1, 144, 0, 1, 1, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR9_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 50
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR9_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 51
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR9_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 52
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR9_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 53
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR9_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 54
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR9_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 55
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR9_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 56
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 4608
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 8
  NumLoadsB: 18
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x32_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR9_SU32_SUS256_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 57
  key: [1, 144, 0, 1, 9, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 58
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM1
  SolutionIndex: 59
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 60
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM8
  SolutionIndex: 61
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SE_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 62
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 9]'
  MIWaveTileA: 1
  MIWaveTileB: 9
  MacroTile0: 64
  MacroTile1: 144
  MacroTileA: 64
  MacroTileB: 144
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 4
  NumLoadsB: 9
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 9
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 144]
  ThreadTile0: 4
  ThreadTile1: 9
  ThreadTileA: 4
  ThreadTileB: 9
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x144x16_MI16x16x4x1_SN_GRVW1_K1_NLCB9_PLR5_SU0_SUS0_SVW4_TT1_144_WG64_4_1_WGM15
  SolutionIndex: 63
  key: [1, 144, 0, 1, 5, 144]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 16
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 512
  LdsOffsetB_Blk: 4608
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 64
  MacroTileA: 16
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT16x64x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_16_WG16_16_1_WGM1
  SolutionIndex: 64
  key: [1, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 16
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 512
  LdsOffsetB_Blk: 4608
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 64
  MacroTileA: 16
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT16x64x32_MI16x16x4x1_SN_GRVW4_K1_NLCB1_PLR1_SU0_SUS0_SVW4_TT1_16_WG16_16_1_WGM1
  SolutionIndex: 65
  key: [1, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 16
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 512
  LdsOffsetB_Blk: 4608
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 64
  MacroTileA: 16
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT16x64x32_MI16x16x4x1_SE_GRVW4_K1_NLCB1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_16_1_WGM1
  SolutionIndex: 66
  key: [1, 16, 0, 1, 9, 64]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.015625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.006944444444444444, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.006944444444444444, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.006944444444444444}
  - type: WavesPerSIMD
    value: {mt0: 0.0625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0625, mt1: 0.015625, cus: 0.009615384615384616}
  trees:
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2173.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2166.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: 32}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1337.0, nextIdxLTE: 8, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1287.0, nextIdxLTE: 9, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.7263889014720917, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 3763.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 625.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3050.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2351.5, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.986328125, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 537.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957119524478912, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9969511926174164, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 284.5, nextIdxLTE: 19, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1842.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 1966.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.734722226858139, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9818229079246521, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2255.0, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8486111164093018, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 397.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2166.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1545.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 1679.0, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.784722238779068, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1772.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 33, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 1444.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9774816334247589, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1471.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 39, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9966755509376526, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2173.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: 33}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 610.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7041666507720947, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9961734712123871, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1321.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 302.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7875000238418579, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1772.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4060.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2803.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1238.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 454.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 518.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1165.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 1288.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1339.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 4, threshold: 0.8972222208976746, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9818229079246521, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 418.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 397.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1849.5, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 1545.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 1658.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 1798.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9861426055431366, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8819444477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 34, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.991719514131546, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2989.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 1471.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 40, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9966755509376526, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 1
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: 29}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.8458333313465118, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9956751763820648, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 311.5, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9949431717395782, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 346.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.980347603559494, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1618.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9852283895015717, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 383.5, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 1539.5, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9877295792102814, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1081.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1139.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 1230.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3383.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 438.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9979462325572968, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8888888955116272, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2309.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1035.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 30, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2597.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9680555462837219, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9972915351390839, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 4, threshold: 0.9983333349227905, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9832248389720917, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1460.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 898.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 1645.0, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1423.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3665.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9895833432674408, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 2
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: 29}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.8458333313465118, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9956751763820648, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 311.5, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9949431717395782, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 346.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2713.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1786.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.980347603559494, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 383.5, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 1539.5, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2387.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9935516119003296, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9906249940395355, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9791529178619385, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 438.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9979462325572968, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8888888955116272, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9853955209255219, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 417.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1035.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 30, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 1444.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 927.5, nextIdxLTE: 34, nextIdxGT: 37}
    - {featureIdx: 4, threshold: 0.9736111164093018, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 4, threshold: 0.9763889014720917, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1675.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 928.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 965.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 959.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 3, threshold: 7.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1455.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 34}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 404.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 413.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 272.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9994047284126282, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7124999761581421, nextIdxLTE: 8, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2866.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9977805912494659, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3200.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 3435.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1299.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 610.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1545.0, nextIdxLTE: 16, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9814338088035583, nextIdxLTE: 17, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 406.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 537.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 466.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 430.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 417.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 4, threshold: 0.7249999940395355, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3537.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1424.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9942255318164825, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 295.5, nextIdxLTE: 28, nextIdxGT: 29}
    - {featureIdx: 4, threshold: 0.8541666567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.862500011920929, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9852283895015717, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3459.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9842096567153931, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 1499.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 38, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 4
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.574999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997519850730896, nextIdxLTE: 8, nextIdxGT: 62}
    - {featureIdx: 4, threshold: 0.8577777743339539, nextIdxLTE: 9, nextIdxGT: 36}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.7180555462837219, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9952678680419922, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2964.5, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1787.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6888888776302338, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1291.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3016.5, nextIdxLTE: 18, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.8038194477558136, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9951637089252472, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9766878485679626, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 548.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8544444441795349, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8258333206176758, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2592.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2807.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.996815413236618, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1710.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9974909424781799, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9751894176006317, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3502.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3489.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 322.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 316.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1310.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8948412835597992, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9903213083744049, nextIdxLTE: 38, nextIdxGT: 45}
    - {featureIdx: 4, threshold: 0.961249977350235, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 2697.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 2706.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 4, threshold: 0.9763889014720917, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 1971.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9871031641960144, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1744.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 728.5, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 388.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9907747805118561, nextIdxLTE: 50, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 863.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9229166805744171, nextIdxLTE: 52, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 3806.5, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9083333611488342, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 2415.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 975.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1483.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2174.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 4, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 4, threshold: 0.9829166829586029, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 522.0, nextIdxLTE: 63, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 390.0, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 4, threshold: 0.8222916722297668, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 5
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.574999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997519850730896, nextIdxLTE: 8, nextIdxGT: 61}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 367.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7180555462837219, nextIdxLTE: 12, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2966.5, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 4, threshold: 0.7041666507720947, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 1291.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1371.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9943475723266602, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9811046421527863, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9903341233730316, nextIdxLTE: 21, nextIdxGT: 35}
    - {featureIdx: 4, threshold: 0.8577777743339539, nextIdxLTE: 22, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9766878485679626, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 1059.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 413.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 410.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8527777791023254, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 282.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1814.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.961249977350235, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.9633928537368774, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 3592.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9828596413135529, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1460.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 855.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 345.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 334.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9915034472942352, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8401388823986053, nextIdxLTE: 41, nextIdxGT: 47}
    - {featureIdx: 4, threshold: 0.8216666579246521, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3084.5, nextIdxLTE: 43, nextIdxGT: 45}
    - {featureIdx: 5, threshold: 0.9932448267936707, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9909182488918304, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1213.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8241666555404663, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1744.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8948412835597992, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 4, threshold: 0.924702376127243, nextIdxLTE: 50, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 3806.5, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2833.5, nextIdxLTE: 52, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 1623.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1454.0, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2254.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 2702.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 4, threshold: 0.9152777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9908564686775208, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 961.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 522.0, nextIdxLTE: 62, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 390.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 4, threshold: 0.8222916722297668, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 6
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.574999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997519850730896, nextIdxLTE: 8, nextIdxGT: 61}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 367.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 1146.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7138888835906982, nextIdxLTE: 12, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9952678680419922, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2423.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 1291.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9826899468898773, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1365.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9903341233730316, nextIdxLTE: 19, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 282.5, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3327.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9761271178722382, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.8566666841506958, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1059.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9983333349227905, nextIdxLTE: 25, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2116.5, nextIdxLTE: 26, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2111.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1987.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 4, threshold: 0.9553240537643433, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 3262.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2706.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1894.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2676.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 767.5, nextIdxLTE: 34, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9911497235298157, nextIdxLTE: 35, nextIdxGT: 39}
    - {featureIdx: 4, threshold: 0.7805555760860443, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 731.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8258333206176758, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 456.0, nextIdxLTE: 41, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 1640.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1592.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1339.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3222.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1863.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1713.0, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1703.5, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9923695921897888, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 785.0, nextIdxLTE: 50, nextIdxGT: 51}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9981794655323029, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8347222208976746, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 4, threshold: 0.9103571474552155, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.9262500107288361, nextIdxLTE: 55, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 1194.0, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 5, threshold: 0.9960171580314636, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 3453.5, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.994096428155899, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 522.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 390.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 4, threshold: 0.8222916722297668, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 7
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.574999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997519850730896, nextIdxLTE: 8, nextIdxGT: 61}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 367.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 394.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7138888835906982, nextIdxLTE: 12, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9952678680419922, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2423.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 1291.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9826899468898773, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9805198013782501, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9903341233730316, nextIdxLTE: 19, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 282.5, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9861426055431366, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9761271178722382, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.8566666841506958, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1059.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9983333349227905, nextIdxLTE: 25, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2116.5, nextIdxLTE: 26, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2111.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1987.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 4, threshold: 0.9553240537643433, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 3262.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2706.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 558.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2676.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 767.5, nextIdxLTE: 34, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9911497235298157, nextIdxLTE: 35, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 731.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9908747971057892, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9909182488918304, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 464.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 41, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 1640.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 336.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 1339.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1303.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 456.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1713.0, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1703.5, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9923695921897888, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 785.0, nextIdxLTE: 50, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 2150.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9981794655323029, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8347222208976746, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 4, threshold: 0.9103571474552155, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.9262500107288361, nextIdxLTE: 55, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 1194.0, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 5, threshold: 0.9949415922164917, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9931252896785736, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 3453.5, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1576.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 522.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 390.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 412.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.8583333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 108.0, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.5416666865348816, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 83.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1481.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2893.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.982371985912323, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.5916666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997519850730896, nextIdxLTE: 12, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 412.5, nextIdxLTE: 14, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9951165318489075, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 399.0, nextIdxLTE: 16, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 244.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9949662089347839, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 367.0, nextIdxLTE: 19, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 1607.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 4, threshold: 0.715277761220932, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1772.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 1831.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3389.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 339.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1251.5, nextIdxLTE: 26, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2630.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1230.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 402.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 767.5, nextIdxLTE: 31, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1743.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 1745.0, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 1976.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 1990.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2272.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 4, threshold: 0.9333333075046539, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1713.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1710.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9923695921897888, nextIdxLTE: 40, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 943.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 945.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 4, threshold: 0.9933333396911621, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 1463.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 785.0, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9936320781707764, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2287.5, nextIdxLTE: 47, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 1116.0, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 1614.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 4, threshold: 0.9505952298641205, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9924526214599609, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 4, threshold: 0.9173611104488373, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 1483.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 835.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.9756944477558136, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 522.0, nextIdxLTE: 57, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 390.0, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 4, threshold: 0.8222916722297668, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2173.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: 31}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 610.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7041666507720947, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9961734712123871, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1586.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7875000238418579, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1772.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4060.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2803.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1238.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 454.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 518.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1165.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 1288.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1339.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9818229079246521, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 417.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 397.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 367.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 346.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3459.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8486111164093018, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9916987717151642, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 1444.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 1471.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 38, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 1499.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 10
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: 29}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.8458333313465118, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9956751763820648, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1291.5, nextIdxLTE: 9, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.7874999940395355, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3175.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2413.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3217.5, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.8111111223697662, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9867920875549316, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3374.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1684.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3509.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 323.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 438.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9979462325572968, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8888888955116272, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2309.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 630.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 30, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.9479166567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9972915351390839, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 4, threshold: 0.9983333349227905, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9832248389720917, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 961.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1471.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 1519.0, nextIdxLTE: 41, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2217.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9987683892250061, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 11
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2173.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: 32}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 610.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7041666507720947, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9961734712123871, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1321.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1560.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7875000238418579, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1772.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4060.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2803.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1238.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2327.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 518.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1165.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 1288.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1339.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 417.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9818229079246521, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 397.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 346.0, nextIdxLTE: 26, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 1838.5, nextIdxLTE: 27, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9855943620204926, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9835361838340759, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9989820718765259, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2868.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2765.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 33, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 2597.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1471.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 39, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9966755509376526, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 12
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: 29}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.8458333313465118, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9997051954269409, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9956751763820648, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 311.5, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9949431717395782, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 346.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2713.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1786.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.980347603559494, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 383.5, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 1539.5, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9877295792102814, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1081.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1139.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.7583333253860474, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3383.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 438.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9979462325572968, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8888888955116272, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2309.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 630.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 311.0, nextIdxLTE: 30, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.9479166567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.979664534330368, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9774816334247589, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9972915351390839, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 4, threshold: 0.9983333349227905, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 2699.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 963.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 898.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 1645.0, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1423.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3665.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9895833432674408, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 13
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 36}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 404.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 413.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 272.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9994047284126282, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1891.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 610.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7124999761581421, nextIdxLTE: 10, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 2743.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9971035122871399, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1299.5, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 396.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.994832307100296, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 3026.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1545.0, nextIdxLTE: 17, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9814338088035583, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 406.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 537.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 466.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1267.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 417.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.7249999940395355, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 340.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1424.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2096.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 301.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2158.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.784722238779068, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3802.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7986111342906952, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 369.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 787.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 789.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 1499.0, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 1510.5, nextIdxLTE: 40, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2599.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1634.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1619.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 94.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 134.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 161.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9898386895656586, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9962197542190552, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 788.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: 12, nextIdxGT: 41}
    - {featureIdx: 7, threshold: 0.7361111044883728, nextIdxLTE: 13, nextIdxGT: 30}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 14, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 368.5, nextIdxLTE: 15, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 1776.5, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 160.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 186.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1797.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7104166448116302, nextIdxLTE: 20, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9753561615943909, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 475.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 3476.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9634045958518982, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 8, threshold: 0.9914399087429047, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3852.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7097222208976746, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2824.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 760.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 548.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1428.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 927.5, nextIdxLTE: 33, nextIdxGT: 40}
    - {featureIdx: 7, threshold: 0.7708333134651184, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1437.0, nextIdxLTE: 35, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3565.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 455.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2958.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2717.0, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 1908.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2613.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9381944537162781, nextIdxLTE: 42, nextIdxGT: 44}
    - {featureIdx: 8, threshold: 0.9934430718421936, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3321.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 45, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 803.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 1903.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 49, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9836504459381104, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1490.5, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9569444358348846, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 1607.0, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 0.9749728441238403, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 698.0, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 660.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 1005.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 8, threshold: 0.981806755065918, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 15
  - tree:
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 94.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1587.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 161.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9898386895656586, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9962197542190552, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 788.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: 12, nextIdxGT: 39}
    - {featureIdx: 7, threshold: 0.7173610925674438, nextIdxLTE: 13, nextIdxGT: 24}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 15, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 529.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3473.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 387.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2824.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1296.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2527.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9779575765132904, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 25, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 255.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 1563.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3049.5, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1608.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 377.5, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 8, threshold: 0.982421875, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 8, threshold: 0.9937500059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 436.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9797328114509583, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9788581728935242, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3869.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 3876.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9381944537162781, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 8, threshold: 0.9934430718421936, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3321.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 720.5, nextIdxLTE: 43, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 1903.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 3975.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 47, nextIdxGT: 53}
    - {featureIdx: 7, threshold: 0.9541666507720947, nextIdxLTE: 48, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 1607.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 831.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9625650942325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2019.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1005.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 7, threshold: 0.9833333194255829, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 16
  - tree:
    - {featureIdx: 7, threshold: 0.7041666507720947, nextIdxLTE: 1, nextIdxGT: 20}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1234.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 94.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 1587.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 161.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6875, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9827008843421936, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3159.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 788.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9960307478904724, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9898386895656586, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2389.0, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 1301.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1658.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2676.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 1856.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: 21, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.7173610925674438, nextIdxLTE: 22, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 529.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2755.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3473.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 544.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 27, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 247.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 3852.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3065.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 249.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 3049.5, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 309.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 326.5, nextIdxLTE: 36, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 1961.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2322.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9826502501964569, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9797328114509583, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9788581728935242, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3869.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3876.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9381944537162781, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 8, threshold: 0.9934430718421936, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 887.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 48, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 803.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 1903.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 52, nextIdxGT: 61}
    - {featureIdx: 8, threshold: 0.9836504459381104, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9762073755264282, nextIdxLTE: 54, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 800.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.963942289352417, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 1959.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9716796875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9569444358348846, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 7, threshold: 0.9888888895511627, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2019.0, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1005.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 7, threshold: 0.9833333194255829, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 17
  - tree:
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 94.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1587.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 161.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9898386895656586, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9962197542190552, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 788.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: 12, nextIdxGT: 41}
    - {featureIdx: 7, threshold: 0.7173610925674438, nextIdxLTE: 13, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 315.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 145.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 16, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 529.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3473.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 1618.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9746586084365845, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2863.0, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 760.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2472.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 510.0, nextIdxLTE: 26, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 1399.5, nextIdxLTE: 27, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 1388.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 262.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9801491498947144, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9663487374782562, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 505.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7541666626930237, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 339.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 8, threshold: 0.9763020873069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9802083373069763, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9788581728935242, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3869.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 3876.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 42, nextIdxGT: 47}
    - {featureIdx: 7, threshold: 0.9833333492279053, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2374.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 1698.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1160.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9381944537162781, nextIdxLTE: 48, nextIdxGT: 50}
    - {featureIdx: 8, threshold: 0.9934430718421936, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 3216.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 51, nextIdxGT: 60}
    - {featureIdx: 7, threshold: 0.952777773141861, nextIdxLTE: 52, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 3600.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.97265625, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 0.9828628897666931, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9763889014720917, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9854817688465118, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1490.5, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 3308.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2019.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9920699000358582, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 7, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 18
  - tree:
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1234.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 94.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 134.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 161.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9898386895656586, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 8, threshold: 0.9962197542190552, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 788.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: 13, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.7173610925674438, nextIdxLTE: 14, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 315.5, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 8, threshold: 0.9877232015132904, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 1207.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: 19, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 529.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3473.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 387.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2824.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1296.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2527.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2676.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 464.0, nextIdxLTE: 28, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 269.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 1629.0, nextIdxLTE: 30, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3104.5, nextIdxLTE: 31, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 0.9555321931838989, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 1112.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.961371511220932, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9862295091152191, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 3352.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 325.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1961.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9797328114509583, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9788581728935242, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3869.5, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3876.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9381944537162781, nextIdxLTE: 44, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.9934430718421936, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 887.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 720.5, nextIdxLTE: 47, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 1903.0, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 3975.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 51, nextIdxGT: 57}
    - {featureIdx: 7, threshold: 0.9541666507720947, nextIdxLTE: 52, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 800.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 1618.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 959.0, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9625650942325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 1005.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 7, threshold: 0.9833333194255829, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 19
  - tree:
    - {featureIdx: 0, threshold: 222.0, nextIdxLTE: 1, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 14}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9947636127471924, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 2043.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1180.5, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1170.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3402.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9809603989124298, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 8, threshold: 0.981844425201416, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 3481.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3771.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9904155135154724, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9997479915618896, nextIdxLTE: 19, nextIdxGT: 74}
    - {featureIdx: 8, threshold: 0.9596313834190369, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.9052083194255829, nextIdxLTE: 21, nextIdxGT: 58}
    - {featureIdx: 10, threshold: 0.9013888835906982, nextIdxLTE: 22, nextIdxGT: 55}
    - {featureIdx: 10, threshold: 0.8672619163990021, nextIdxLTE: 23, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9913039207458496, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 907.5, nextIdxLTE: 25, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9731522798538208, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 8, threshold: 0.9732607901096344, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 10, threshold: 0.8309027850627899, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8258333206176758, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3332.5, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3329.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9856553077697754, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3026.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1191.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 2828.0, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7763888835906982, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 1727.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1155.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 39, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.8854166567325592, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.964301198720932, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 725.5, nextIdxLTE: 42, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 539.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 8, threshold: 0.9711681604385376, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 870.5, nextIdxLTE: 47, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 842.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8855654895305634, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9864417910575867, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9944328665733337, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3980.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2234.5, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 922.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1441.5, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 793.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 537.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1255.5, nextIdxLTE: 59, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 386.0, nextIdxLTE: 60, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 356.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1244.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9948239326477051, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 3413.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 718.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9914641082286835, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9705347418785095, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 8, threshold: 0.9716796875, nextIdxLTE: -2, nextIdxGT: 71}
    - {featureIdx: 0, threshold: 784.0, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 1, threshold: 1468.0, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 3892.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 599.5, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1632.0, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 2354.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 20
  - tree:
    - {featureIdx: 0, threshold: 222.0, nextIdxLTE: 1, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 9}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 48.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3572.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 1996.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9938592314720154, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2859.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9997479915618896, nextIdxLTE: 14, nextIdxGT: 67}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 15, nextIdxGT: 64}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 16, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 547.0, nextIdxLTE: 17, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 1166.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1255.5, nextIdxLTE: 19, nextIdxGT: 25}
    - {featureIdx: 10, threshold: 0.8576388955116272, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 1246.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 340.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1200.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3118.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 26, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9913039207458496, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9764178097248077, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 10, threshold: 0.8972222208976746, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.9680338501930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 34, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9794853627681732, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1877.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3859.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 378.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9884588122367859, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 10, threshold: 0.7388888895511627, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 2810.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8449999988079071, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2687.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3764.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9950980544090271, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 2746.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1117.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 1278.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 10, threshold: 0.8925000131130219, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 10, threshold: 0.9104166626930237, nextIdxLTE: 51, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9903112053871155, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2614.5, nextIdxLTE: 53, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 0.9738859832286835, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3678.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 1820.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9830433130264282, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.976376473903656, nextIdxLTE: 58, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 701.0, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3592.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9326388835906982, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 1, threshold: 1504.5, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1441.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8719494044780731, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8672619163990021, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9794560074806213, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 382.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 21
  - tree:
    - {featureIdx: 0, threshold: 222.0, nextIdxLTE: 1, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 9}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 48.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3572.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 1996.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9938592314720154, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2859.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9997479915618896, nextIdxLTE: 14, nextIdxGT: 67}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 15, nextIdxGT: 64}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 16, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 547.0, nextIdxLTE: 17, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 1166.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1255.5, nextIdxLTE: 19, nextIdxGT: 25}
    - {featureIdx: 10, threshold: 0.8576388955116272, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 1246.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1249.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1200.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3118.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 26, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9913039207458496, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9764178097248077, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 10, threshold: 0.8972222208976746, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 313.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 34, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9794853627681732, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1877.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3859.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 378.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9884588122367859, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 282.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 2810.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8449999988079071, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8241666555404663, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 493.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9950980544090271, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 2746.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1117.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 10, threshold: 0.887499988079071, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 10, threshold: 0.9104166626930237, nextIdxLTE: 51, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9903112053871155, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2614.5, nextIdxLTE: 53, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 1720.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3678.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 8, threshold: 0.9805854260921478, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9830433130264282, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.976376473903656, nextIdxLTE: 58, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 701.0, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3592.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1720.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1504.5, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1441.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8719494044780731, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 843.0, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1746.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 382.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 253.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 22
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 38}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 1883.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.952777773141861, nextIdxLTE: 6, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 2408.5, nextIdxLTE: 7, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.8805555701255798, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9985235333442688, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 841.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 599.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9790492355823517, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2271.5, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2348.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 1164.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 1343.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8388888835906982, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 3637.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 928.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9596354067325592, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 8, threshold: 0.9863541722297668, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 759.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9978042542934418, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7583333253860474, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9877604246139526, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2218.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.992431640625, nextIdxLTE: 30, nextIdxGT: 36}
    - {featureIdx: 8, threshold: 0.9880747199058533, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2496.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3299.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 957.5, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9715113043785095, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1420.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2600.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 904.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.887499988079071, nextIdxLTE: 39, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 830.5, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3682.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 840.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9826342761516571, nextIdxLTE: 44, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.971814900636673, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 1005.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1873.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2621.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 965.0, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9768750071525574, nextIdxLTE: 50, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 878.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1808.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9812873005867004, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3697.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 897.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9806857705116272, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 998.0, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 889.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 8, threshold: 0.9825341105461121, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 23
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 40}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.952777773141861, nextIdxLTE: 6, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 2719.5, nextIdxLTE: 7, nextIdxGT: 19}
    - {featureIdx: 7, threshold: 0.8805555701255798, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9972774386405945, nextIdxLTE: 9, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 841.0, nextIdxLTE: 10, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9854967892169952, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 631.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1124.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 8, threshold: 0.9813819229602814, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 943.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2254.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1566.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8208333253860474, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 8, threshold: 0.9857563674449921, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 873.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9974077641963959, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1896.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3657.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7527777850627899, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2218.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.992431640625, nextIdxLTE: 31, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9880747199058533, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9620555937290192, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 8, threshold: 0.9716796875, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 0.9756978750228882, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 8, threshold: 0.9798074960708618, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 8, threshold: 0.9823330938816071, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 3505.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2600.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9791666567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.887499988079071, nextIdxLTE: 41, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 1918.0, nextIdxLTE: 42, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 2205.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.862500011920929, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9935697019100189, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1005.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9725781381130219, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 7, threshold: 0.8302083313465118, nextIdxLTE: 48, nextIdxGT: 54}
    - {featureIdx: 7, threshold: 0.784375011920929, nextIdxLTE: 49, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 3673.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 8, threshold: 0.9768750071525574, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9854447245597839, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1748.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9815662205219269, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 865.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9795258641242981, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8600000143051147, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 1969.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9806857705116272, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 998.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 889.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.9825341105461121, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 24
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: 2, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 193.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1754.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.956250011920929, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1345.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9962239563465118, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 217.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9924134612083435, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1873.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2917.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9270833432674408, nextIdxLTE: 12, nextIdxGT: 31}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.8687500059604645, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 8, threshold: 0.9564144611358643, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 8, threshold: 0.9928790330886841, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 355.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.9104166626930237, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 436.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9989729225635529, nextIdxLTE: 20, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 21, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 3478.5, nextIdxLTE: 22, nextIdxGT: 25}
    - {featureIdx: 8, threshold: 0.9801682531833649, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 415.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 8, threshold: 0.9605903029441833, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 378.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1679.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3537.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2355.5, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2272.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7611111104488373, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9541666507720947, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 3917.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2743.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2736.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 901.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 904.0, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 10, threshold: 0.8988095223903656, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9777644276618958, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9884114563465118, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 25
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 193.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1754.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.956250011920929, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2751.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9962239563465118, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 217.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2782.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 1996.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9270833432674408, nextIdxLTE: 11, nextIdxGT: 31}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.8687500059604645, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 8, threshold: 0.9564144611358643, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 8, threshold: 0.9928790330886841, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1139.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 385.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1216.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 8, threshold: 0.9563886523246765, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 8, threshold: 0.9989729225635529, nextIdxLTE: 20, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 21, nextIdxGT: 27}
    - {featureIdx: 8, threshold: 0.9692635238170624, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 415.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3421.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 8, threshold: 0.9801682531833649, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1409.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9737215936183929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2355.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2272.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1695.5, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3601.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9541666507720947, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 3917.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2743.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2736.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 901.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 904.0, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 10, threshold: 0.8988095223903656, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.880952388048172, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9884114563465118, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 26
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 261.5, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 10, threshold: 0.8395833373069763, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 1983.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 206.5, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1994.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2344.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 10, threshold: 0.956250011920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8986110985279083, nextIdxLTE: 11, nextIdxGT: 29}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 10, threshold: 0.8687500059604645, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1242.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1891.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9996995329856873, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 17, nextIdxGT: 26}
    - {featureIdx: 10, threshold: 0.715277761220932, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 378.5, nextIdxLTE: 20, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2824.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3301.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 356.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 496.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7680555582046509, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3409.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2092.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 292.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 290.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 30, nextIdxGT: 36}
    - {featureIdx: 10, threshold: 0.9604166448116302, nextIdxLTE: 31, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2513.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 10, threshold: 0.9291666746139526, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2713.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 0.9876545965671539, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3917.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3408.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9817445278167725, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 562.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1504.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1499.5, nextIdxLTE: 42, nextIdxGT: 45}
    - {featureIdx: 8, threshold: 0.998061865568161, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 1150.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 8, threshold: 0.999660313129425, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 27
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 274.5, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 193.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1754.5, nextIdxLTE: 4, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 8, threshold: 0.9641735553741455, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9683095812797546, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3176.5, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1892.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2582.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 205.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.918749988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9270833432674408, nextIdxLTE: 13, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 306.0, nextIdxLTE: 14, nextIdxGT: 19}
    - {featureIdx: 10, threshold: 0.7638888955116272, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1406.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 8, threshold: 0.9877524077892303, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2495.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 1814.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8208333253860474, nextIdxLTE: 20, nextIdxGT: 27}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3477.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3459.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9741536676883698, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 10, threshold: 0.7861111164093018, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7083333134651184, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1644.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1132.0, nextIdxLTE: 29, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 404.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 3050.5, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3682.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.979364812374115, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9737092554569244, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9547491669654846, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 3069.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3547.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1176.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 2587.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 1299.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 1364.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 799.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9764062464237213, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2744.0, nextIdxLTE: 45, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 1740.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2587.0, nextIdxLTE: 47, nextIdxGT: 50}
    - {featureIdx: 8, threshold: 0.980034738779068, nextIdxLTE: 48, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 922.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9996874928474426, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8672619163990021, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 889.0, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 10, threshold: 0.9749999940395355, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9768629670143127, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3636.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 28
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 261.5, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 10, threshold: 0.8395833373069763, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 239.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 206.5, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1994.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2344.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9669471085071564, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8986110985279083, nextIdxLTE: 11, nextIdxGT: 30}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 10, threshold: 0.8687500059604645, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2842.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1891.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9996995329856873, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807965457439423, nextIdxLTE: 17, nextIdxGT: 27}
    - {featureIdx: 10, threshold: 0.715277761220932, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 496.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9725911617279053, nextIdxLTE: 20, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 1258.0, nextIdxLTE: 21, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 1103.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9625150263309479, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1446.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9771670401096344, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 378.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2092.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 292.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 290.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 31, nextIdxGT: 37}
    - {featureIdx: 10, threshold: 0.9604166448116302, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 2513.0, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 10, threshold: 0.9291666746139526, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 280.0, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3917.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3408.0, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 8, threshold: 0.9817445278167725, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1119.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1504.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1499.5, nextIdxLTE: 43, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.998061865568161, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 1150.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 8, threshold: 0.999660313129425, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3716.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 29
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 12, threshold: 0.7916666865348816, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 1511.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 30
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 12, threshold: 0.862500011920929, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2336.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 31
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 12, threshold: 0.862500011920929, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9894469380378723, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 32
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 2924.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2609.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 12, threshold: 0.6666666567325592, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 33
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1652.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 1687.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 1990.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 2001.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 34
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 7.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 35
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 6.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.3541666716337204, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2774.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 36
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1726.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 12, threshold: 0.4625000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 37
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.9974643588066101, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 42.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 38
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9124999940395355, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 45.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9971042275428772, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1421.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 53.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 39
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 40
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 41
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9991732835769653, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 42
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9991732835769653, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 43
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 44
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 45
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2872.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 46
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9927173554897308, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1021.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 47
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 48
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 49
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2872.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 50
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1502.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2872.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 51
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1502.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9991732835769653, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 52
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9927173554897308, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9991732835769653, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 53
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 54
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 55
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9927173554897308, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9602029919624329, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 56
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1502.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1009.5, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9392361044883728, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9602029919624329, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 57
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 58
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1127.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1082.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 59
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 60
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2032.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 61
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1990.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 15, threshold: 0.9673280417919159, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 62
  - tree:
    - {featureIdx: 14, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 14, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.9833829402923584, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3670.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 549.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1572.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 569.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1990.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 920.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 63
  - tree:
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.5750000178813934, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1854.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: 7, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 74.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9837239682674408, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 17, threshold: 0.6833333373069763, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1130.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 64
  - tree:
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.6500000059604645, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.17499999701976776, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9375, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3835.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7708333134651184, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 74.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7041666507720947, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 50.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 8, threshold: 0.9632254540920258, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9902113974094391, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 17, threshold: 0.8833333551883698, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 65
  - tree:
    - {featureIdx: 0, threshold: 77.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.65625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1340.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 43.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 63.0, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2434.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 3835.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9853987097740173, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1159.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9592779874801636, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 66
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 1
    value: {min: 1024, max: 2048}
  - type: SizeInRange
    index: 3
    value: {min: 2048, max: 4096}
