m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_context_practice/2021/spec/2021_univ_cell
vLZ77_Decoder
Z0 !s110 1648554844
!i10b 1
!s100 PIHzU[PeO>9c0Y9zc7SFO1
ILcNB^F_CQYYUH7S^n74kB2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/bob90/verilog/IC_design_Homework/HW3
w1648096157
8C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v
FC:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v
L0 1
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1648554844.000000
!s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v|
!i113 1
o-work work
Z5 tCvgOpt 0
n@l@z77_@decoder
vtestfixture_decoder
Z6 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
R0
!i10b 1
!s100 M2>MmCmCa1]OmQXMTD4k@3
IFij?5ZFOf7]c?>LW_PK5[3
R1
!s105 tb_Decoder_sv_unit
S1
R2
w1648454881
8C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv
FC:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv
Z7 L0 10
R3
r1
!s85 0
31
R4
!s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv|
!i113 1
Z8 o-work work -sv
R5
vtestfixture_encoder
R6
R0
!i10b 1
!s100 lzDzCA[mkES4lG]o3k]U30
I5zUWo108=ZJFjM`R;]gEU3
R1
!s105 tb_Encoder_sv_unit
S1
R2
w1648454889
8C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv
FC:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv
R7
R3
r1
!s85 0
31
R4
!s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv|
!i113 1
R8
R5
