<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>flopz.arch.riscv.rv32i package &mdash; flopz 1.0.1 documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="flopz.core package" href="flopz.core.html" />
    <link rel="prev" title="flopz.arch.riscv.rv32c package" href="flopz.arch.riscv.rv32c.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> flopz
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="introduction.html">Introduction</a><ul class="simple">
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="features.html">Features</a><ul>
<li class="toctree-l2"><a class="reference internal" href="features.html#implemented-architectures">Implemented Architectures</a><ul class="simple">
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="tutorial.html">Tutorials</a><ul>
<li class="toctree-l2"><a class="reference internal" href="overview.html">Overview</a><ul>
<li class="toctree-l3"><a class="reference internal" href="overview.html#ghidra-plugin">Ghidra Plugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="overview.html#targets-and-gadgets">Targets and Gadgets</a><ul>
<li class="toctree-l4"><a class="reference internal" href="overview.html#patching-the-firmware">Patching The Firmware</a></li>
<li class="toctree-l4"><a class="reference internal" href="overview.html#listeners-and-protocols">Listeners and Protocols</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ghidra.html">The Ghidra Plugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="targetgadget.html">Targets &amp; Gadgets</a></li>
<li class="toctree-l2"><a class="reference internal" href="listenersprotocols.html">Listeners &amp; Protocols</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="modules.html">flopz</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="flopz.html">flopz package</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="flopz.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="flopz.arch.html">flopz.arch package</a><ul class="current">
<li class="toctree-l5 current"><a class="reference internal" href="flopz.arch.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l6"><a class="reference internal" href="flopz.arch.arm.html">flopz.arch.arm package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.arm.html#subpackages">Subpackages</a><ul>
<li class="toctree-l8"><a class="reference internal" href="flopz.arch.arm.thumb.html">flopz.arch.arm.thumb package</a><ul>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.arm.thumb.html#submodules">Submodules</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.arm.thumb.html#module-flopz.arch.arm.thumb.auto_instructions">flopz.arch.arm.thumb.auto_instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.arm.thumb.html#module-flopz.arch.arm.thumb.instructions">flopz.arch.arm.thumb.instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.arm.thumb.html#module-flopz.arch.arm.thumb.stm32F407">flopz.arch.arm.thumb.stm32F407 module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.arm.thumb.html#module-flopz.arch.arm.thumb">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.arm.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.arm.html#module-flopz.arch.arm.arm_generic_arch">flopz.arch.arm.arm_generic_arch module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.arm.html#module-flopz.arch.arm">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6"><a class="reference internal" href="flopz.arch.ia32.html">flopz.arch.ia32 package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.addressing">flopz.arch.ia32.addressing module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.auto_instructions">flopz.arch.ia32.auto_instructions module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.conditionals">flopz.arch.ia32.conditionals module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.ia32_generic_arch">flopz.arch.ia32.ia32_generic_arch module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.instruction_components">flopz.arch.ia32.instruction_components module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.instructions">flopz.arch.ia32.instructions module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32.modes">flopz.arch.ia32.modes module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ia32.html#module-flopz.arch.ia32">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6"><a class="reference internal" href="flopz.arch.ppc.html">flopz.arch.ppc package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ppc.html#subpackages">Subpackages</a><ul>
<li class="toctree-l8"><a class="reference internal" href="flopz.arch.ppc.vle.html">flopz.arch.ppc.vle package</a><ul>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#submodules">Submodules</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle.auto_instructions">flopz.arch.ppc.vle.auto_instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle.e200z0">flopz.arch.ppc.vle.e200z0 module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle.instructions">flopz.arch.ppc.vle.instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle.registers">flopz.arch.ppc.vle.registers module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle.vle">flopz.arch.ppc.vle.vle module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.ppc.vle.html#module-flopz.arch.ppc.vle">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ppc.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ppc.html#module-flopz.arch.ppc.ppc_generic_arch">flopz.arch.ppc.ppc_generic_arch module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.ppc.html#module-flopz.arch.ppc">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6 current"><a class="reference internal" href="flopz.arch.riscv.html">flopz.arch.riscv package</a><ul class="current">
<li class="toctree-l7 current"><a class="reference internal" href="flopz.arch.riscv.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l8"><a class="reference internal" href="flopz.arch.riscv.rv32c.html">flopz.arch.riscv.rv32c package</a><ul>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.riscv.rv32c.html#submodules">Submodules</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.riscv.rv32c.html#module-flopz.arch.riscv.rv32c.instructions">flopz.arch.riscv.rv32c.instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="flopz.arch.riscv.rv32c.html#module-flopz.arch.riscv.rv32c">Module contents</a></li>
</ul>
</li>
<li class="toctree-l8 current"><a class="current reference internal" href="#">flopz.arch.riscv.rv32i package</a><ul>
<li class="toctree-l9"><a class="reference internal" href="#submodules">Submodules</a></li>
<li class="toctree-l9"><a class="reference internal" href="#module-flopz.arch.riscv.rv32i.instructions">flopz.arch.riscv.rv32i.instructions module</a></li>
<li class="toctree-l9"><a class="reference internal" href="#module-flopz.arch.riscv.rv32i.rv32i_arch">flopz.arch.riscv.rv32i.rv32i_arch module</a></li>
<li class="toctree-l9"><a class="reference internal" href="#module-flopz.arch.riscv.rv32i">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.riscv.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.riscv.html#module-flopz.arch.riscv.registers">flopz.arch.riscv.registers module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.riscv.html#module-flopz.arch.riscv.riscv_generic_arch">flopz.arch.riscv.riscv_generic_arch module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.arch.riscv.html#module-flopz.arch.riscv">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#submodules">Submodules</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.architecture">flopz.arch.architecture module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.auto_instruction">flopz.arch.auto_instruction module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.exceptions">flopz.arch.exceptions module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.instruction">flopz.arch.instruction module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.operands">flopz.arch.operands module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch.register">flopz.arch.register module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.arch.html#module-flopz.arch">Module contents</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="flopz.core.html">flopz.core package</a><ul>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#submodules">Submodules</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.addressable_object">flopz.core.addressable_object module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.assembler">flopz.core.assembler module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.function">flopz.core.function module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.label">flopz.core.label module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.module">flopz.core.module module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.shellcode">flopz.core.shellcode module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core.target">flopz.core.target module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.core.html#module-flopz.core">Module contents</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="flopz.listener.html">flopz.listener package</a><ul>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#subpackages">Subpackages</a><ul>
<li class="toctree-l6"><a class="reference internal" href="flopz.listener.events.html">flopz.listener.events package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.events.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.events.html#module-flopz.listener.events.function_trace_event">flopz.listener.events.function_trace_event module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.events.html#module-flopz.listener.events">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6"><a class="reference internal" href="flopz.listener.links.html">flopz.listener.links package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.links.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.links.html#module-flopz.listener.links.all_links">flopz.listener.links.all_links module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.links.html#module-flopz.listener.links.socketcan_link">flopz.listener.links.socketcan_link module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.links.html#module-flopz.listener.links">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6"><a class="reference internal" href="flopz.listener.loggers.html">flopz.listener.loggers package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#module-flopz.listener.loggers.all_loggers">flopz.listener.loggers.all_loggers module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#module-flopz.listener.loggers.chrome_trace_logger">flopz.listener.loggers.chrome_trace_logger module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#module-flopz.listener.loggers.console_logger">flopz.listener.loggers.console_logger module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#module-flopz.listener.loggers.json_file_logger">flopz.listener.loggers.json_file_logger module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.listener.loggers.html#module-flopz.listener.loggers">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#submodules">Submodules</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#module-flopz.listener.event">flopz.listener.event module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#module-flopz.listener.flopz_logger">flopz.listener.flopz_logger module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#module-flopz.listener.link">flopz.listener.link module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#module-flopz.listener.protocol">flopz.listener.protocol module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.listener.html#module-flopz.listener">Module contents</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="flopz.target.html">flopz.target package</a><ul>
<li class="toctree-l5"><a class="reference internal" href="flopz.target.html#subpackages">Subpackages</a><ul>
<li class="toctree-l6"><a class="reference internal" href="flopz.target.bolero.html">flopz.target.bolero package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.bolero.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.bolero.html#module-flopz.target.bolero.bolero_protocol">flopz.target.bolero.bolero_protocol module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.bolero.html#module-flopz.target.bolero.bolero_target">flopz.target.bolero.bolero_target module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.bolero.html#module-flopz.target.bolero">Module contents</a></li>
</ul>
</li>
<li class="toctree-l6"><a class="reference internal" href="flopz.target.stm32.html">flopz.target.stm32 package</a><ul>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.stm32.html#submodules">Submodules</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.stm32.html#module-flopz.target.stm32.stm32F407_target">flopz.target.stm32.stm32F407_target module</a></li>
<li class="toctree-l7"><a class="reference internal" href="flopz.target.stm32.html#module-flopz.target.stm32">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="flopz.target.html#submodules">Submodules</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.target.html#module-flopz.target.all_targets">flopz.target.all_targets module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.target.html#module-flopz.target">Module contents</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="flopz.util.html">flopz.util package</a><ul>
<li class="toctree-l5"><a class="reference internal" href="flopz.util.html#submodules">Submodules</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.util.html#module-flopz.util.integer_representation">flopz.util.integer_representation module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.util.html#module-flopz.util.parsing">flopz.util.parsing module</a></li>
<li class="toctree-l5"><a class="reference internal" href="flopz.util.html#module-flopz.util">Module contents</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="flopz.html#module-flopz">Module contents</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">flopz</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="modules.html">flopz</a> &raquo;</li>
          <li><a href="flopz.html">flopz package</a> &raquo;</li>
          <li><a href="flopz.arch.html">flopz.arch package</a> &raquo;</li>
          <li><a href="flopz.arch.riscv.html">flopz.arch.riscv package</a> &raquo;</li>
      <li>flopz.arch.riscv.rv32i package</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/flopz.arch.riscv.rv32i.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="flopz-arch-riscv-rv32i-package">
<h1>flopz.arch.riscv.rv32i package<a class="headerlink" href="#flopz-arch-riscv-rv32i-package" title="Permalink to this headline"></a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Permalink to this headline"></a></h2>
</section>
<section id="module-flopz.arch.riscv.rv32i.instructions">
<span id="flopz-arch-riscv-rv32i-instructions-module"></span><h2>flopz.arch.riscv.rv32i.instructions module<a class="headerlink" href="#module-flopz.arch.riscv.rv32i.instructions" title="Permalink to this headline"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iADD">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iADD</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iADD" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iADDI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iADDI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iADDI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iAND">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iAND</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iAND" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iANDI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iANDI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iANDI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iAUIPC">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iAUIPC</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iAUIPC" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBEQ">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBEQ</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBEQ" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBGE">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBGE</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBGE" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBGEU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBGEU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBGEU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBLT">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBLT</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBLT" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBLTU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBLTU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBLTU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iBNE">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iBNE</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iBNE" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRC">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRC</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRC" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRCI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRCI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRCI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRS">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRS</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRS" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRSI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRSI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRSI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRW">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRW</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRW" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iCSRRWI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iCSRRWI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">csr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iCSRRWI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iEBREAK">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iEBREAK</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iEBREAK" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iECALL">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iECALL</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iECALL" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iFENCE">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iFENCE</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">pi</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">po</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pw</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">si</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">so</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sr</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sw</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iFENCE" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iFENCEI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iFENCEI</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iFENCEI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iJAL">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iJAL</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iJAL" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iJALR">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iJALR</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iJALR" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLB">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLB</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLB" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLBU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLBU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLBU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLH">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLH</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLH" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLHU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLHU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLHU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLUI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLUI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLUI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iLW">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iLW</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iLW" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iOR">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iOR</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iOR" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iORI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iORI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iORI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSB">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSB</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ra</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSB" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSH">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSH</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ra</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSH" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSLL">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSLL</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSLL" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSLLI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSLLI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSLLI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSLTI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSLTI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSLTI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSLTIU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSLTIU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSLTIU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSLTU">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSLTU</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSLTU" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSRA">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSRA</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSRA" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSRAI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSRAI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSRAI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSRL">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSRL</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSRL" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSRLI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSRLI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSRLI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSUB">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSUB</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSUB" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iSW">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iSW</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ra</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iSW" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iXOR">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iXOR</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iXOR" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.R32iXORI">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">R32iXORI</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.R32iXORI" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvBForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvBForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvBForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvBForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvBForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvIForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvIForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvIForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvIForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvIForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvInstruction">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvInstruction</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">form</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">addr</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bit_length</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">32</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.instruction.Instruction</span></code></a></p>
<p>Base class for all RiscV instructions.</p>
<p>Will parse the given InstructionForm instance to add the operands to the instruction and
then use the keyword arguments to set the different operands.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>form</strong> (<a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">RiscvInstructionForm</span></code></a>) – </p></li>
<li><p><strong>addr</strong> (<code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code>) – </p></li>
<li><p><strong>bit_length</strong> (<code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code>) – </p></li>
</ul>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvInstruction.bytes">
<span class="sig-name descname"><span class="pre">bytes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction.bytes" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p><a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction.bytes" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction.bytes"><code class="xref py py-class docutils literal notranslate"><span class="pre">bytes</span></code></a></p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>the encoded instruction as bytes</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvInstructionForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Base class for the different forms a riscv instruction can have.
Forms add the operands to the instruction object with their parse function.</p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvJForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvJForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvJForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvJForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvJForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvRForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvRForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvRForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvRForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvRForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvSForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvSForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvSForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvSForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvSForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvUForm">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RiscvUForm</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvUForm" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm" title="flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstructionForm</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.RiscvUForm.parse">
<span class="sig-name descname"><span class="pre">parse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">instruction</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.RiscvUForm.parse" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>instruction</strong> (<a class="reference internal" href="flopz.arch.html#flopz.arch.instruction.Instruction" title="flopz.arch.instruction.Instruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">Instruction</span></code></a>) – </p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.instructions.SLT">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">SLT</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rd</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#flopz.arch.riscv.rv32i.instructions.SLT" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#flopz.arch.riscv.rv32i.instructions.RiscvInstruction" title="flopz.arch.riscv.rv32i.instructions.RiscvInstruction"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.rv32i.instructions.RiscvInstruction</span></code></a></p>
</dd></dl>

</section>
<section id="module-flopz.arch.riscv.rv32i.rv32i_arch">
<span id="flopz-arch-riscv-rv32i-rv32i-arch-module"></span><h2>flopz.arch.riscv.rv32i.rv32i_arch module<a class="headerlink" href="#module-flopz.arch.riscv.rv32i.rv32i_arch" title="Permalink to this headline"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="flopz.arch.riscv.rv32i.rv32i_arch.RV32IArch">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">RV32IArch</span></span><a class="headerlink" href="#flopz.arch.riscv.rv32i.rv32i_arch.RV32IArch" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="flopz.arch.riscv.html#flopz.arch.riscv.riscv_generic_arch.RiscvGenericArchitecture" title="flopz.arch.riscv.riscv_generic_arch.RiscvGenericArchitecture"><code class="xref py py-class docutils literal notranslate"><span class="pre">flopz.arch.riscv.riscv_generic_arch.RiscvGenericArchitecture</span></code></a></p>
</dd></dl>

</section>
<section id="module-flopz.arch.riscv.rv32i">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-flopz.arch.riscv.rv32i" title="Permalink to this headline"></a></h2>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="flopz.arch.riscv.rv32c.html" class="btn btn-neutral float-left" title="flopz.arch.riscv.rv32c package" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="flopz.core.html" class="btn btn-neutral float-right" title="flopz.core package" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, Noelscher Consulting GmbH, H. F. Noelscher, L. Dubies.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>