<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_1_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_2_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_3_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_4_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_5_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_6_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_7_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_8_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_9_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_10_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_00_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_00_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_11_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_33_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_33_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_44_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_44_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_55_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_55_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_66_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_66_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_77_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_77_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_88_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_88_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_99_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_99_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_100_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_100_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_22_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_22_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_input_synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/blk_mem_gen_input_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="blk_mem_gen_1_synth_1"/>
		<Parent Id="blk_mem_gen_2_synth_1"/>
		<Parent Id="blk_mem_gen_3_synth_1"/>
		<Parent Id="blk_mem_gen_4_synth_1"/>
		<Parent Id="blk_mem_gen_5_synth_1"/>
		<Parent Id="blk_mem_gen_6_synth_1"/>
		<Parent Id="blk_mem_gen_7_synth_1"/>
		<Parent Id="blk_mem_gen_8_synth_1"/>
		<Parent Id="blk_mem_gen_9_synth_1"/>
		<Parent Id="blk_mem_gen_10_synth_1"/>
		<Parent Id="blk_mem_gen_00_synth_1"/>
		<Parent Id="blk_mem_gen_11_synth_1"/>
		<Parent Id="blk_mem_gen_33_synth_1"/>
		<Parent Id="blk_mem_gen_44_synth_1"/>
		<Parent Id="blk_mem_gen_55_synth_1"/>
		<Parent Id="blk_mem_gen_66_synth_1"/>
		<Parent Id="blk_mem_gen_77_synth_1"/>
		<Parent Id="blk_mem_gen_88_synth_1"/>
		<Parent Id="blk_mem_gen_99_synth_1"/>
		<Parent Id="blk_mem_gen_100_synth_1"/>
		<Parent Id="blk_mem_gen_22_synth_1"/>
		<Parent Id="blk_mem_gen_input_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="blk_mem_gen_1_synth_1"/>
		<Parent Id="blk_mem_gen_2_synth_1"/>
		<Parent Id="blk_mem_gen_3_synth_1"/>
		<Parent Id="blk_mem_gen_4_synth_1"/>
		<Parent Id="blk_mem_gen_5_synth_1"/>
		<Parent Id="blk_mem_gen_6_synth_1"/>
		<Parent Id="blk_mem_gen_7_synth_1"/>
		<Parent Id="blk_mem_gen_8_synth_1"/>
		<Parent Id="blk_mem_gen_9_synth_1"/>
		<Parent Id="blk_mem_gen_10_synth_1"/>
		<Parent Id="blk_mem_gen_00_synth_1"/>
		<Parent Id="blk_mem_gen_11_synth_1"/>
		<Parent Id="blk_mem_gen_33_synth_1"/>
		<Parent Id="blk_mem_gen_44_synth_1"/>
		<Parent Id="blk_mem_gen_55_synth_1"/>
		<Parent Id="blk_mem_gen_66_synth_1"/>
		<Parent Id="blk_mem_gen_77_synth_1"/>
		<Parent Id="blk_mem_gen_88_synth_1"/>
		<Parent Id="blk_mem_gen_99_synth_1"/>
		<Parent Id="blk_mem_gen_100_synth_1"/>
		<Parent Id="blk_mem_gen_22_synth_1"/>
		<Parent Id="blk_mem_gen_input_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

