Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 20:03:15 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1769)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: gs1/clk_25/num_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.534     -172.145                    161                12650        0.067        0.000                      0                12650        4.500        0.000                       0                  4289  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.534     -172.145                    161                12548        0.067        0.000                      0                12548        4.500        0.000                       0                  4289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.757        0.000                      0                  102        0.616        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          161  Failing Endpoints,  Worst Slack       -2.534ns,  Total Violation     -172.145ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[0]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_153
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[10]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_143
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[11]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_142
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[12]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_141
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[13]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_140
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[14]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_139
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[15]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_138
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[16]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_137
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[17]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_136
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 gs1/nn/on3/sum11/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/on3/sum1_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 11.058ns (99.910%)  route 0.010ns (0.090%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.650     5.170    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  gs1/nn/on3/sum11/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  gs1/nn/on3/sum11/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    gs1/nn/on3/sum11_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.091 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.093    gs1/nn/on3/sum10_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.806 r  gs1/nn/on3/sum10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.808    gs1/nn/on3/sum10__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.521 r  gs1/nn/on3/sum10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    gs1/nn/on3/sum10__1_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    16.236 r  gs1/nn/on3/sum10__2/PCOUT[18]
                         net (fo=1, routed)           0.002    16.238    gs1/nn/on3/sum10__2_n_135
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.526    14.867    gs1/nn/on3/clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  gs1/nn/on3/sum1_reg/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.704    gs1/nn/on3/sum1_reg
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.245%)  route 0.181ns (41.755%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.560     1.443    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  gs1/nn/hn6/sum1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gs1/nn/hn6/sum1_reg[10]/Q
                         net (fo=4, routed)           0.181     1.765    gs1/nn/hn6/sum1[10]
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  gs1/nn/hn6/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.810    gs1/nn/hn6/out0_carry__1_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.876 r  gs1/nn/hn6/out0_carry__1/O[2]
                         net (fo=4, routed)           0.000     1.876    gs1/nn/hn6/f[10]
    SLICE_X37Y58         FDRE                                         r  gs1/nn/hn6/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.828     1.956    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  gs1/nn/hn6/out_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.102     1.809    gs1/nn/hn6/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.252ns (57.044%)  route 0.190ns (42.956%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.560     1.443    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y57         FDRE                                         r  gs1/nn/hn6/sum1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gs1/nn/hn6/sum1_reg[6]/Q
                         net (fo=4, routed)           0.190     1.774    gs1/nn/hn6/sum1[6]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  gs1/nn/hn6/out0_carry__0/O[2]
                         net (fo=4, routed)           0.000     1.885    gs1/nn/hn6/f[6]
    SLICE_X37Y57         FDRE                                         r  gs1/nn/hn6/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.828     1.956    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  gs1/nn/hn6/out_reg[6]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.102     1.809    gs1/nn/hn6/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.252ns (57.022%)  route 0.190ns (42.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.561     1.444    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  gs1/nn/hn6/sum1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gs1/nn/hn6/sum1_reg[2]/Q
                         net (fo=4, routed)           0.190     1.775    gs1/nn/hn6/sum1[2]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  gs1/nn/hn6/out0_carry/O[2]
                         net (fo=4, routed)           0.000     1.886    gs1/nn/hn6/f[2]
    SLICE_X37Y56         FDRE                                         r  gs1/nn/hn6/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.829     1.957    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  gs1/nn/hn6/out_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.102     1.810    gs1/nn/hn6/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gs1/nn/hn7/sum1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn7/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.288ns (63.052%)  route 0.169ns (36.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.562     1.445    gs1/nn/hn7/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  gs1/nn/hn7/sum1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gs1/nn/hn7/sum1_reg[9]/Q
                         net (fo=4, routed)           0.169     1.778    gs1/nn/hn7/sum1[9]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.902 r  gs1/nn/hn7/out0_carry__1/O[1]
                         net (fo=4, routed)           0.000     1.902    gs1/nn/hn7/g[10]
    SLICE_X31Y49         FDRE                                         r  gs1/nn/hn7/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.833     1.960    gs1/nn/hn7/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  gs1/nn/hn7/out_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.102     1.818    gs1/nn/hn7/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gs1/genblk1[104].board_reg[104][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[104].board_reg[104][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.362%)  route 0.299ns (61.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.640     1.524    gs1/clk_IBUF_BUFG
    SLICE_X35Y138        FDRE                                         r  gs1/genblk1[104].board_reg[104][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  gs1/genblk1[104].board_reg[104][0]/Q
                         net (fo=8, routed)           0.299     1.963    gs1/genblk1[104].board_reg[104]_121[0]
    SLICE_X38Y144        LUT5 (Prop_lut5_I2_O)        0.045     2.008 r  gs1/genblk1[104].board[104][2]_i_1/O
                         net (fo=1, routed)           0.000     2.008    gs1/p_0_in__12__0[2]
    SLICE_X38Y144        FDRE                                         r  gs1/genblk1[104].board_reg[104][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.916     2.044    gs1/clk_IBUF_BUFG
    SLICE_X38Y144        FDRE                                         r  gs1/genblk1[104].board_reg[104][2]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X38Y144        FDRE (Hold_fdre_C_D)         0.120     1.910    gs1/genblk1[104].board_reg[104][2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.285ns (61.204%)  route 0.181ns (38.796%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.560     1.443    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  gs1/nn/hn6/sum1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gs1/nn/hn6/sum1_reg[10]/Q
                         net (fo=4, routed)           0.181     1.765    gs1/nn/hn6/sum1[10]
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  gs1/nn/hn6/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.810    gs1/nn/hn6/out0_carry__1_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.909 r  gs1/nn/hn6/out0_carry__1/O[3]
                         net (fo=4, routed)           0.000     1.909    gs1/nn/hn6/f[11]
    SLICE_X37Y58         FDRE                                         r  gs1/nn/hn6/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.828     1.956    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  gs1/nn/hn6/out_reg[11]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.102     1.809    gs1/nn/hn6/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gs1/genblk1[279].board_reg[279][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[279].board_reg[279][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.716%)  route 0.248ns (54.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.557     1.440    gs1/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gs1/genblk1[279].board_reg[279][5]/Q
                         net (fo=12, routed)          0.248     1.852    gs1/genblk1[279].board_reg[279]_160[5]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  gs1/genblk1[279].board[279][7]_i_1/O
                         net (fo=1, routed)           0.000     1.897    gs1/p_0_in__51__0[7]
    SLICE_X36Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.825     1.953    gs1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.796    gs1/genblk1[279].board_reg[279][7]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gs1/genblk1[279].board_reg[279][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[279].board_reg[279][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.817%)  route 0.247ns (54.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.557     1.440    gs1/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gs1/genblk1[279].board_reg[279][5]/Q
                         net (fo=12, routed)          0.247     1.851    gs1/genblk1[279].board_reg[279]_160[5]
    SLICE_X36Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  gs1/genblk1[279].board[279][6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    gs1/p_0_in__51__0[6]
    SLICE_X36Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.825     1.953    gs1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  gs1/genblk1[279].board_reg[279][6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.091     1.795    gs1/genblk1[279].board_reg[279][6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.285ns (60.030%)  route 0.190ns (39.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.560     1.443    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y57         FDRE                                         r  gs1/nn/hn6/sum1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gs1/nn/hn6/sum1_reg[6]/Q
                         net (fo=4, routed)           0.190     1.774    gs1/nn/hn6/sum1[6]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.918 r  gs1/nn/hn6/out0_carry__0/O[3]
                         net (fo=4, routed)           0.000     1.918    gs1/nn/hn6/f[7]
    SLICE_X37Y57         FDRE                                         r  gs1/nn/hn6/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.828     1.956    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  gs1/nn/hn6/out_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.102     1.809    gs1/nn/hn6/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gs1/nn/hn6/sum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/nn/hn6/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.251ns (52.849%)  route 0.224ns (47.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.561     1.444    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  gs1/nn/hn6/sum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gs1/nn/hn6/sum1_reg[1]/Q
                         net (fo=4, routed)           0.224     1.809    gs1/nn/hn6/sum1[1]
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  gs1/nn/hn6/out0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.854    gs1/nn/hn6/out0_carry_i_1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.919 r  gs1/nn/hn6/out0_carry/O[1]
                         net (fo=4, routed)           0.000     1.919    gs1/nn/hn6/f[1]
    SLICE_X37Y56         FDRE                                         r  gs1/nn/hn6/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.829     1.957    gs1/nn/hn6/clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  gs1/nn/hn6/out_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.102     1.810    gs1/nn/hn6/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24    gs1/nn/on1/sum1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y28    gs1/nn/on1/sum2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y32    gs1/nn/on2/sum1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y26    gs1/nn/on3/sum2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18    gs1/nn/on2/sum2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y25    gs1/nn/on3/sum1_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y49    DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y49    DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y49    DB_R/DFF_reg[2]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X30Y111  gs1/y_reg[0]_rep__14/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X30Y111  gs1/y_reg[0]_rep__16/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y138  gs1/genblk1[108].board_reg[108][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y138  gs1/genblk1[108].board_reg[108][1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y138  gs1/genblk1[108].board_reg[108][3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X56Y129  gs1/genblk1[14].board_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X56Y129  gs1/genblk1[14].board_reg[14][7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X56Y129  gs1/genblk1[14].board_reg[14][8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X55Y129  gs1/genblk1[15].board_reg[15][8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y140   gs1/genblk1[163].board_reg[163][4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y32    DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y32    DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y32    DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y32    DB_R2/DFF_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y81   KeyEv/key_de/been_extend_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X9Y81    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X9Y81    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y81   KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y81   KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y82    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.518ns (14.138%)  route 3.146ns (85.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         3.146     8.755    KeyEv/key_de/been_extend_reg_0
    SLICE_X15Y82         FDCE                                         f  KeyEv/key_de/key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.432    14.773    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  KeyEv/key_de/key_reg[4]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X15Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    KeyEv/key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.518ns (14.138%)  route 3.146ns (85.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         3.146     8.755    KeyEv/key_de/been_extend_reg_0
    SLICE_X15Y82         FDCE                                         f  KeyEv/key_de/key_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.432    14.773    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  KeyEv/key_de/key_reg[6]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X15Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    KeyEv/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/key_in_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.518ns (14.138%)  route 3.146ns (85.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         3.146     8.755    KeyEv/key_de/inst/inst/rst
    SLICE_X14Y82         FDCE                                         f  KeyEv/key_de/inst/inst/key_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.432    14.773    KeyEv/key_de/inst/inst/clk
    SLICE_X14Y82         FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X14Y82         FDCE (Recov_fdce_C_CLR)     -0.319    14.598    KeyEv/key_de/inst/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.518ns (15.375%)  route 2.851ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.851     8.460    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X13Y78         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.428    14.769    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X13Y78         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.518ns (15.375%)  route 2.851ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.851     8.460    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X13Y78         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.428    14.769    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X13Y78         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.518ns (15.390%)  route 2.848ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.848     8.457    KeyEv/key_de/been_extend_reg_0
    SLICE_X15Y81         FDCE                                         f  KeyEv/key_de/key_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.430    14.771    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  KeyEv/key_de/key_reg[5]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.510    KeyEv/key_de/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.518ns (15.390%)  route 2.848ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.848     8.457    KeyEv/key_de/been_extend_reg_0
    SLICE_X14Y81         FDCE                                         f  KeyEv/key_de/key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.430    14.771    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  KeyEv/key_de/key_reg[1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X14Y81         FDCE (Recov_fdce_C_CLR)     -0.361    14.554    KeyEv/key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.518ns (15.390%)  route 2.848ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.848     8.457    KeyEv/key_de/been_extend_reg_0
    SLICE_X14Y81         FDCE                                         f  KeyEv/key_de/key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.430    14.771    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  KeyEv/key_de/key_reg[3]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X14Y81         FDCE (Recov_fdce_C_CLR)     -0.361    14.554    KeyEv/key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.518ns (15.390%)  route 2.848ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.848     8.457    KeyEv/key_de/been_extend_reg_0
    SLICE_X14Y81         FDCE                                         f  KeyEv/key_de/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.430    14.771    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  KeyEv/key_de/key_reg[0]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X14Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    KeyEv/key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.518ns (15.390%)  route 2.848ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.570     5.091    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.848     8.457    KeyEv/key_de/been_extend_reg_0
    SLICE_X14Y81         FDCE                                         f  KeyEv/key_de/key_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        1.430    14.771    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  KeyEv/key_de/key_reg[2]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X14Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    KeyEv/key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.057%)  route 0.615ns (78.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.615     2.229    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X9Y78          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.822     1.949    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y78          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X9Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.613    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.057%)  route 0.615ns (78.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.615     2.229    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X9Y78          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.822     1.949    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y78          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X9Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.613    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X8Y81          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X8Y81          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067     1.641    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X8Y81          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X8Y81          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067     1.641    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y81          FDCE                                         f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y81          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.616    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y81          FDCE                                         f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y81          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.616    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X9Y81          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y81          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.616    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X9Y81          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y81          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.244     1.708    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.616    KeyEv/key_de/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/tx_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.049%)  route 0.697ns (80.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.697     2.311    KeyEv/key_de/inst/inst/rst
    SLICE_X9Y81          FDCE                                         f  KeyEv/key_de/inst/inst/tx_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.824     1.952    KeyEv/key_de/inst/inst/clk
    SLICE_X9Y81          FDCE                                         r  KeyEv/key_de/inst/inst/tx_valid_reg/C
                         clock pessimism             -0.244     1.708    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.616    KeyEv/key_de/inst/inst/tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.164ns (17.823%)  route 0.756ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.567     1.450    OP_R/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.756     2.370    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X10Y82         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4303, routed)        0.825     1.953    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y82         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[0]/C
                         clock pessimism             -0.244     1.709    
    SLICE_X10Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.728    





