#-----------------------------------------------------------
# xsim v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 08 23:57:18 2016
# Process ID: 10480
# Current directory: F:/FPGA/PyramidCon_x/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/pyrconstuct_top/xsim_script.tcl}
# Log file: F:/FPGA/PyramidCon_x/solution2/sim/verilog/xsim.log
# Journal file: F:/FPGA/PyramidCon_x/solution2/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/pyrconstuct_top/xsim_script.tcl
# xsim {pyrconstuct_top} -maxdeltaid 10000 -autoloadwcfg -tclbatch {pyrconstuct_top.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source pyrconstuct_top.tcl
## log_wave /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pyrconstuct_top_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 22407500 ps : File "F:/FPGA/PyramidCon_x/solution2/sim/verilog/pyrconstuct_top.autotb.v" Line 289
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 58.582 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 08 23:57:46 2016...
