#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000016385f0ae30 .scope module, "frequency_divider_testbench" "frequency_divider_testbench" 2 3;
 .timescale -9 -12;
v0000016385f225d0_0 .var "clock_in", 0 0;
v0000016385f22670_0 .net "clock_out", 0 0, L_0000016385f47400;  1 drivers
v0000016385f22710_0 .net "counter", 4 0, v0000016385f22490_0;  1 drivers
v0000016385f227b0_0 .var "n", 4 0;
v0000016385f22850_0 .var/i "step", 31 0;
S_0000016385f47130 .scope module, "fd" "frequency_divider" 2 10, 3 1 0, S_0000016385f0ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in";
    .port_info 1 /INPUT 5 "n";
    .port_info 2 /OUTPUT 1 "clock_out";
    .port_info 3 /OUTPUT 5 "counter";
L_0000016385f47400 .functor BUFZ 1, v0000016385f47360_0, C4<0>, C4<0>, C4<0>;
v0000016385f22e60_0 .net "clock_in", 0 0, v0000016385f225d0_0;  1 drivers
v0000016385f472c0_0 .net "clock_out", 0 0, L_0000016385f47400;  alias, 1 drivers
v0000016385f47360_0 .var "clock_out_flag", 0 0;
v0000016385f22490_0 .var "counter", 4 0;
v0000016385f22530_0 .net "n", 4 0, v0000016385f227b0_0;  1 drivers
E_0000016385f09f10 .event anyedge, v0000016385f22e60_0;
    .scope S_0000016385f47130;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016385f47360_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000016385f47130;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016385f22490_0, 0, 5;
    %end;
    .thread T_1;
    .scope S_0000016385f47130;
T_2 ;
    %wait E_0000016385f09f10;
    %load/vec4 v0000016385f22490_0;
    %addi 1, 0, 5;
    %store/vec4 v0000016385f22490_0, 0, 5;
    %load/vec4 v0000016385f22490_0;
    %load/vec4 v0000016385f22530_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016385f22490_0, 0;
    %load/vec4 v0000016385f47360_0;
    %inv;
    %assign/vec4 v0000016385f47360_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000016385f0ae30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016385f225d0_0, 0, 1;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000016385f227b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016385f22850_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000016385f0ae30;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "frequency_divider_dump.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016385f0ae30 {0 0 0};
    %vpi_call 2 20 "$monitor", "%d|clock_in=%b|clock_out=%b|counter=%d|", v0000016385f22850_0, v0000016385f225d0_0, v0000016385f22670_0, v0000016385f22710_0 {0 0 0};
    %delay 181000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000016385f0ae30;
T_5 ;
    %delay 2000, 0;
    %load/vec4 v0000016385f22850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000016385f22850_0, 0;
    %load/vec4 v0000016385f225d0_0;
    %inv;
    %assign/vec4 v0000016385f225d0_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "frequency_divider_testbench.v";
    "frequency_divider.v";
