#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 10 19:04:45 2018
# Process ID: 2292
# Current directory: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3724 C:\Users\pacel\Documents\Spring_2024\ECE1155\hardware-encryption\ECE1155_Term_Report\ECE1155_Term_Report.xpr
# Log file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/vivado.log
# Journal file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Xilinx/Vivado/2018.3/data/ip [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:aes128_encrypt_block_hw:1.0 aes128_encrypt_block_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins aes128_encrypt_block_0/ap_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets rst_clk_wiz_100M_peripheral_reset] [get_bd_cells rst_clk_wiz_100M]
set_property location {2 606 164} [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  {c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/ip_repo} [current_project]
update_ip_catalog
set_property location {2.5 808 165} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells processing_system7_0]
undo
set_property location {2 802 118} [get_bd_cells processing_system7_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/FIXED_IO]
endgroup
save_bd_design
