Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 23:11:26 2020
| Host         : DESKTOP-3BVEL9L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_timing_summary_routed.rpt -pb car_timing_summary_routed.pb -rpx car_timing_summary_routed.rpx -warn_on_violation
| Design       : car
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst_n_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: test2/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_uart_top/uart_rx_path_u/bps_start_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 77 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.041        0.000                      0                  143        0.082        0.000                      0                  143        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         16.041        0.000                      0                  143        0.189        0.000                      0                  143        9.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       16.046        0.000                      0                  143        0.189        0.000                      0                  143        9.500        0.000                       0                    79  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.041        0.000                      0                  143        0.082        0.000                      0                  143  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.041        0.000                      0                  143        0.082        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.228ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.067ns (29.768%)  route 2.517ns (70.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.281    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056    17.508    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 16.228    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.848 f  u_uart_top/uart_rx_path_u/baud_div_reg[7]/Q
                         net (fo=3, routed)           0.817    -1.031    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[7]
    SLICE_X25Y44         LUT3 (Prop_lut3_I2_O)        0.124    -0.907 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0/O
                         net (fo=1, routed)           0.645    -0.262    u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I3_O)        0.124    -0.138 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_3__0/O
                         net (fo=13, routed)          0.867     0.730    u_uart_top/uart_rx_path_u/baud_div[12]_i_1_n_0
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.854 r  u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0/O
                         net (fo=1, routed)           0.331     1.185    u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.419    17.656    
                         clock uncertainty           -0.108    17.548    
    SLICE_X25Y42         FDSE (Setup_fdse_C_D)       -0.062    17.486    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.486    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.766ns (24.809%)  route 2.322ns (75.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.826    -0.963    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.839 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.173    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.049 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.780    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    17.130    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.381ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.837ns (51.589%)  route 1.724ns (48.411%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/Q
                         net (fo=2, routed)           0.646    -1.143    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[1]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.487 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.487    u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.373 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.373    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.151 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[0]
                         net (fo=1, routed)           1.077     0.926    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_7
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.327     1.253 r  u_uart_top/uart_tx_path_u/baud_div[9]_i_1/O
                         net (fo=1, routed)           0.000     1.253    u_uart_top/uart_tx_path_u/baud_div[9]_i_1_n_0
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X20Y41         FDSE (Setup_fdse_C_D)        0.075    17.634    u_uart_top/uart_tx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 16.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.400    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.419    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/uart_send_flag_reg/Q
                         net (fo=5, routed)           0.163    -0.209    u_uart_top/uart_tx_path_u/uart_send_flag
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.164 r  u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2/O
                         net (fo=1, routed)           0.000    -0.164    u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2_n_0
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.120    -0.380    u_uart_top/uart_tx_path_u/uart_tx_o_r_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.671%)  route 0.142ns (43.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.369 f  u_uart_top/uart_rx_path_u/baud_div_reg[3]/Q
                         net (fo=10, routed)          0.142    -0.227    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[3]
    SLICE_X25Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0_n_0
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.274    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092    -0.401    u_uart_top/uart_rx_path_u/baud_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.436    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.379    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/ENA_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/ENB_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X20Y39    test1/driver_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X20Y39    test1/driver_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/driver_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/speed_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y43    u_uart_top/uart_rx_path_u/baud_div_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y43    u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y44    u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/ENA_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/ENB_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X20Y39    test1/driver_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X20Y39    test1/driver_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/speed_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.046ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.103    17.569    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.140    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.046    

Slack (MET) :             16.046ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.103    17.569    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.140    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.046    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.103    17.593    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.164    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.103    17.593    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.164    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.103    17.593    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.164    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.103    17.593    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.164    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.233ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.067ns (29.768%)  route 2.517ns (70.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.281    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.103    17.569    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056    17.513    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 16.233    

Slack (MET) :             16.307ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.848 f  u_uart_top/uart_rx_path_u/baud_div_reg[7]/Q
                         net (fo=3, routed)           0.817    -1.031    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[7]
    SLICE_X25Y44         LUT3 (Prop_lut3_I2_O)        0.124    -0.907 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0/O
                         net (fo=1, routed)           0.645    -0.262    u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I3_O)        0.124    -0.138 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_3__0/O
                         net (fo=13, routed)          0.867     0.730    u_uart_top/uart_rx_path_u/baud_div[12]_i_1_n_0
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.854 r  u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0/O
                         net (fo=1, routed)           0.331     1.185    u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.419    17.656    
                         clock uncertainty           -0.103    17.553    
    SLICE_X25Y42         FDSE (Setup_fdse_C_D)       -0.062    17.491    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 16.307    

Slack (MET) :             16.356ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.766ns (24.809%)  route 2.322ns (75.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.826    -0.963    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.839 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.173    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.049 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.780    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.103    17.564    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    17.135    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 16.356    

Slack (MET) :             16.386ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.837ns (51.589%)  route 1.724ns (48.411%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/Q
                         net (fo=2, routed)           0.646    -1.143    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[1]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.487 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.487    u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.373 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.373    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.151 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[0]
                         net (fo=1, routed)           1.077     0.926    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_7
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.327     1.253 r  u_uart_top/uart_tx_path_u/baud_div[9]_i_1/O
                         net (fo=1, routed)           0.000     1.253    u_uart_top/uart_tx_path_u/baud_div[9]_i_1_n_0
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.103    17.564    
    SLICE_X20Y41         FDSE (Setup_fdse_C_D)        0.075    17.639    u_uart_top/uart_tx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.639    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 16.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.400    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.419    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.409    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/uart_send_flag_reg/Q
                         net (fo=5, routed)           0.163    -0.209    u_uart_top/uart_tx_path_u/uart_send_flag
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.164 r  u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2/O
                         net (fo=1, routed)           0.000    -0.164    u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2_n_0
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.120    -0.380    u_uart_top/uart_tx_path_u/uart_tx_o_r_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.369    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.671%)  route 0.142ns (43.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.369 f  u_uart_top/uart_rx_path_u/baud_div_reg[3]/Q
                         net (fo=10, routed)          0.142    -0.227    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[3]
    SLICE_X25Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0_n_0
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.274    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092    -0.401    u_uart_top/uart_rx_path_u/baud_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.436    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.379    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/ENA_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/ENB_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X20Y39    test1/driver_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X20Y39    test1/driver_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/driver_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X21Y39    test1/speed_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y43    u_uart_top/uart_rx_path_u/baud_div_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y43    u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y44    u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/ENA_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/ENB_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X20Y39    test1/driver_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X20Y39    test1/driver_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/driver_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X21Y39    test1/speed_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X24Y44    u_uart_top/uart_rx_path_u/baud_bps_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X25Y45    u_uart_top/uart_rx_path_u/baud_div_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X25Y42    u_uart_top/uart_rx_path_u/baud_div_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.228ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.067ns (29.768%)  route 2.517ns (70.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.281    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056    17.508    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 16.228    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.848 f  u_uart_top/uart_rx_path_u/baud_div_reg[7]/Q
                         net (fo=3, routed)           0.817    -1.031    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[7]
    SLICE_X25Y44         LUT3 (Prop_lut3_I2_O)        0.124    -0.907 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0/O
                         net (fo=1, routed)           0.645    -0.262    u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I3_O)        0.124    -0.138 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_3__0/O
                         net (fo=13, routed)          0.867     0.730    u_uart_top/uart_rx_path_u/baud_div[12]_i_1_n_0
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.854 r  u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0/O
                         net (fo=1, routed)           0.331     1.185    u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.419    17.656    
                         clock uncertainty           -0.108    17.548    
    SLICE_X25Y42         FDSE (Setup_fdse_C_D)       -0.062    17.486    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.486    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.766ns (24.809%)  route 2.322ns (75.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.826    -0.963    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.839 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.173    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.049 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.780    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    17.130    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.381ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.837ns (51.589%)  route 1.724ns (48.411%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/Q
                         net (fo=2, routed)           0.646    -1.143    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[1]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.487 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.487    u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.373 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.373    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.151 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[0]
                         net (fo=1, routed)           1.077     0.926    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_7
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.327     1.253 r  u_uart_top/uart_tx_path_u/baud_div[9]_i_1/O
                         net (fo=1, routed)           0.000     1.253    u_uart_top/uart_tx_path_u/baud_div[9]_i_1_n_0
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X20Y41         FDSE (Setup_fdse_C_D)        0.075    17.634    u_uart_top/uart_tx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 16.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.108    -0.368    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.308    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.108    -0.368    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.293    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
                         clock uncertainty            0.108    -0.388    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.312    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.302    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/uart_send_flag_reg/Q
                         net (fo=5, routed)           0.163    -0.209    u_uart_top/uart_tx_path_u/uart_send_flag
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.164 r  u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2/O
                         net (fo=1, routed)           0.000    -0.164    u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2_n_0
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.120    -0.273    u_uart_top/uart_tx_path_u/uart_tx_o_r_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.262    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.262    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.671%)  route 0.142ns (43.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.369 f  u_uart_top/uart_rx_path_u/baud_div_reg[3]/Q
                         net (fo=10, routed)          0.142    -0.227    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[3]
    SLICE_X25Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0_n_0
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.274    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.108    -0.386    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092    -0.294    u_uart_top/uart_rx_path_u/baud_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.329    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.272    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[5]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.067ns (31.402%)  route 2.331ns (68.598%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.728     1.094    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y44         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X25Y44         FDSE (Setup_fdse_C_S)       -0.429    17.135    u_uart_top/uart_rx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[11]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[11]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[2]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.067ns (31.321%)  route 2.340ns (68.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.737     1.103    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                         clock pessimism             -0.379    17.696    
                         clock uncertainty           -0.108    17.588    
    SLICE_X25Y42         FDSE (Setup_fdse_C_S)       -0.429    17.159    u_uart_top/uart_rx_path_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.228ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_bps_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.067ns (29.768%)  route 2.517ns (70.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns = ( 18.076 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.419    -1.885 f  u_uart_top/uart_rx_path_u/baud_div_reg[0]/Q
                         net (fo=3, routed)           0.697    -1.188    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.322    -0.866 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0/O
                         net (fo=8, routed)           0.906     0.040    u_uart_top/uart_rx_path_u/baud_div[12]_i_5__0_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.326     0.366 r  u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0/O
                         net (fo=7, routed)           0.915     1.281    u_uart_top/uart_rx_path_u/baud_div[11]_i_1__0_n_0
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    18.076    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X24Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_bps_reg/C
                         clock pessimism             -0.404    17.672    
                         clock uncertainty           -0.108    17.564    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.056    17.508    u_uart_top/uart_rx_path_u/baud_bps_reg
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 16.228    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 18.075 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.622    -2.304    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y44         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.848 f  u_uart_top/uart_rx_path_u/baud_div_reg[7]/Q
                         net (fo=3, routed)           0.817    -1.031    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[7]
    SLICE_X25Y44         LUT3 (Prop_lut3_I2_O)        0.124    -0.907 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0/O
                         net (fo=1, routed)           0.645    -0.262    u_uart_top/uart_rx_path_u/baud_div[12]_i_8__0_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I3_O)        0.124    -0.138 f  u_uart_top/uart_rx_path_u/baud_div[12]_i_3__0/O
                         net (fo=13, routed)          0.867     0.730    u_uart_top/uart_rx_path_u/baud_div[12]_i_1_n_0
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.854 r  u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0/O
                         net (fo=1, routed)           0.331     1.185    u_uart_top/uart_rx_path_u/baud_div[0]_i_1__0_n_0
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    18.075    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[0]/C
                         clock pessimism             -0.419    17.656    
                         clock uncertainty           -0.108    17.548    
    SLICE_X25Y42         FDSE (Setup_fdse_C_D)       -0.062    17.486    u_uart_top/uart_rx_path_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         17.486    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.351ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.766ns (24.809%)  route 2.322ns (75.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]/Q
                         net (fo=3, routed)           0.826    -0.963    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[4]
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124    -0.839 f  u_uart_top/uart_tx_path_u/baud_div[12]_i_7/O
                         net (fo=1, routed)           0.667    -0.173    u_uart_top/uart_tx_path_u/baud_div[12]_i_7_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.124    -0.049 r  u_uart_top/uart_tx_path_u/baud_div[12]_i_3/O
                         net (fo=13, routed)          0.828     0.780    u_uart_top/uart_tx_path_u/baud_div[12]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    17.130    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 16.351    

Slack (MET) :             16.381ns  (required time - arrival time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.837ns (51.589%)  route 1.724ns (48.411%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.618    -2.308    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.790 r  u_uart_top/uart_tx_path_u/baud_div_reg[1]/Q
                         net (fo=2, routed)           0.646    -1.143    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[1]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.487 r  u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.487    u_uart_top/uart_tx_path_u/baud_div_reg[4]_i_2_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.373 r  u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.373    u_uart_top/uart_tx_path_u/baud_div_reg[8]_i_2_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.151 r  u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6/O[0]
                         net (fo=1, routed)           1.077     0.926    u_uart_top/uart_tx_path_u/baud_div_reg[12]_i_6_n_7
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.327     1.253 r  u_uart_top/uart_tx_path_u/baud_div[9]_i_1/O
                         net (fo=1, routed)           0.000     1.253    u_uart_top/uart_tx_path_u/baud_div[9]_i_1_n_0
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.542    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    14.881 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    16.482    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.573 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498    18.071    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y41         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[9]/C
                         clock pessimism             -0.404    17.667    
                         clock uncertainty           -0.108    17.559    
    SLICE_X20Y41         FDSE (Setup_fdse_C_D)        0.075    17.634    u_uart_top/uart_tx_path_u/baud_div_reg[9]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 16.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X26Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.226    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[4]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.108    -0.368    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.060    -0.308    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.271%)  route 0.164ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X27Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.206    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[0]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]/C
                         clock pessimism             -0.200    -0.475    
                         clock uncertainty            0.108    -0.368    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.075    -0.293    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.512    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y39         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r0_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.209    u_uart_top/uart_rx_path_u/uart_rx_data_o_r0[2]
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X22Y40         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]/C
                         clock pessimism             -0.220    -0.495    
                         clock uncertainty            0.108    -0.388    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076    -0.312    u_uart_top/uart_rx_path_u/uart_rx_data_o_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X20Y42         FDSE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/baud_div_reg[11]/Q
                         net (fo=10, routed)          0.132    -0.240    u_uart_top/uart_tx_path_u/baud_div_reg_n_0_[11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  u_uart_top/uart_tx_path_u/baud_div[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_uart_top/uart_tx_path_u/baud_div[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X21Y42         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_div_reg[7]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091    -0.302    u_uart_top/uart_tx_path_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_send_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  u_uart_top/uart_tx_path_u/uart_send_flag_reg/Q
                         net (fo=5, routed)           0.163    -0.209    u_uart_top/uart_tx_path_u/uart_send_flag
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.164 r  u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2/O
                         net (fo=1, routed)           0.000    -0.164    u_uart_top/uart_tx_path_u/uart_tx_o_r_i_2_n_0
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y40         FDRE                                         r  u_uart_top/uart_tx_path_u/uart_tx_o_r_reg/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.120    -0.273    u_uart_top/uart_tx_path_u/uart_tx_o_r_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.173    -0.199    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.046    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[1]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[1]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.262    u_uart_top/uart_tx_path_u/bit_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.047    -0.153 r  u_uart_top/uart_tx_path_u/bit_num[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.153    u_uart_top/uart_tx_path_u/p_0_in__0[3]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[3]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.131    -0.262    u_uart_top/uart_tx_path_u/bit_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.671%)  route 0.142ns (43.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.510    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y42         FDSE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.369 f  u_uart_top/uart_rx_path_u/baud_div_reg[3]/Q
                         net (fo=10, routed)          0.142    -0.227    u_uart_top/uart_rx_path_u/baud_div_reg_n_0_[3]
    SLICE_X25Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    u_uart_top/uart_rx_path_u/baud_div[4]_i_1__0_n_0
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.274    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X25Y43         FDRE                                         r  u_uart_top/uart_rx_path_u/baud_div_reg[4]/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.108    -0.386    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092    -0.294    u_uart_top/uart_rx_path_u/baud_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.511    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.216    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg_n_0_[3]
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.275    u_uart_top/uart_rx_path_u/clk_out1
    SLICE_X23Y41         FDRE                                         r  u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.108    -0.404    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075    -0.329    u_uart_top/uart_rx_path_u/uart_rx_i_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart_top/uart_tx_path_u/baud_bps_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.561    -0.513    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X19Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/baud_bps_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  u_uart_top/uart_tx_path_u/baud_bps_reg/Q
                         net (fo=6, routed)           0.172    -0.200    u_uart_top/uart_tx_path_u/baud_bps_reg_n_0
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  u_uart_top/uart_tx_path_u/bit_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_uart_top/uart_tx_path_u/p_0_in__0[2]
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.278    u_uart_top/uart_tx_path_u/clk_out1
    SLICE_X18Y41         FDRE                                         r  u_uart_top/uart_tx_path_u/bit_num_reg[2]/C
                         clock pessimism             -0.222    -0.500    
                         clock uncertainty            0.108    -0.393    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121    -0.272    u_uart_top/uart_tx_path_u/bit_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.117    





