verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/rd_rt.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/RAM.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/PC_Join.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddOffset.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/PCAdd4.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/Multiplexer4.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/IR.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/DBDataSrcSelect.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/DataExtend.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/ALUSrcBSelect.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/ALUSrcASelect.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sources_1/new/Single_CPU.v"
verilog xil_defaultlib  "D:/Vivado_projects/Single_CPU/Single_CPU.srcs/sim_1/new/Single_CPU_sim.v"
verilog xil_defaultlib "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
