-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
entity halfAdder is
port(
 a:in std_logic;
 b:in std_logic;
 s:out std_logic;
 c:out std_logic);
end halfAdder;
architecture add of halfAdder is
begin
 s<= a xor b;
 c<= a and b;
end add;
 