#line 1 "E:/Projects/Erika/aurix_workspace/can_erika/ee/../Libraries/iLLD/TC38A/Tricore/_PinMap/IfxCan_PinMap.c"
/**
 * \file IfxCan_PinMap.c
 * \brief CAN I/O map
 * \ingroup IfxLld_Can
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2017 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\ee\\..\\Libraries\\iLLD\\TC38A\\Tricore\\_PinMap\\IfxCan_PinMap.h"
/**
 * \file IfxCan_PinMap.h
 * \brief CAN I/O map
 * \ingroup IfxLld_Can
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2017 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Can_pinmap CAN Pin Mapping
 * \ingroup IfxLld_Can
 */





#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxCan_reg.h"
/**
 * \file IfxCan_reg.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Can_Registers_Cfg Can address
 * \ingroup IfxSfr_Can_Registers
 * 
 * \defgroup IfxSfr_Can_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can0 2-CAN0
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can1 2-CAN1
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can2 2-CAN2
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 *
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxCan_regdef.h"
/**
 * \file IfxCan_regdef.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Can_Registers Can Registers
 * \ingroup IfxSfr
 * 
 * \defgroup IfxSfr_Can_Registers_Bitfields Bitfields
 * \ingroup IfxSfr_Can_Registers
 * 
 * \defgroup IfxSfr_Can_Registers_union Register unions
 * \ingroup IfxSfr_Can_Registers
 * 
 * \defgroup IfxSfr_Can_Registers_struct Memory map
 * \ingroup IfxSfr_Can_Registers
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\Ifx_TypesReg.h"
/**
 * \file Ifx_TypesReg.h
 * \brief
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 * Version: IFXREGTYPES_V1.0.R0
 *
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 * Data type access rules for peripheral space
 * data type                               | Allowed access size   | Alignment of address in memory
 * ----------------------------------------|-----------------------|-----------------------------------
 * Ifx_UReg_8Bit, Ifx_SReg_8Bit            | Byte                  | Byte (1H)                         
 * Ifx_UReg_16Bit, Ifx_SReg_16Bit          | Byte, Half-Word       | 2 bytes (2H)                      
 * Ifx_UReg_32Bit, Ifx_SReg_32Bit          | Byte, Half-Word, Word | 4 bytes (4H)                      
 * Ifx_Strict_16Bit                        | Half-Word             | 2 bytes (2H)                      
 * Ifx_Strict_32Bit                        | Word                  | 4 bytes (4H)                      
 * 
 * 
 * Alignment rules for peripheral space (From TriCoreTM TC1.6.2 core architecture manual, 2.2.1 Alignment Requirements)
 * Access type                             | Access size           | Required alignment of address in memory    
 * ----------------------------------------|-----------------------|-----------------------------------
 * Load, Store Data Register               | Byte (8-bits)         | Byte (1H)                         
 * Load, Store Data Register               | Half-Word (16-bits)   | 2 bytes (2H)                      
 * Load, Store Data Register               | Word (32-bits)        | 4 bytes (4H)                      
 * Load, Store Data Register               | Double-Word (64-bits) | 8 bytes (8H)                      
 * Load, Store Address Register            | Word                  | 4 bytes (4H)                      
 * Load, Store Address Register            | Double-Word           | 8 bytes (8H)                      
 * SWAP.W, LDMST, ST.T                     | Word                  | 4 bytes (4H)                      
 * CMPSWAP.W, SWAPMSK.W                    | Word                  | 4 bytes (4H)                      
 * Context Load / Store / Restore / Save   | 16 x 32-bit registers | Not Permitted                     
 * 
 * 
 * 
 *  Peripheral space : segment F and E (From TriCoreTM TC1.6.2 core architecture manual, 8.3.4 Default Memory types for all segments)
 */



/******************************************************************************/


 
 
 
 

















typedef unsigned char  Ifx_UReg_8Bit;
typedef unsigned short Ifx_UReg_16Bit;
typedef unsigned int   Ifx_UReg_32Bit;
typedef signed char    Ifx_SReg_8Bit;
typedef signed short   Ifx_SReg_16Bit;
typedef signed int     Ifx_SReg_32Bit;


/******************************************************************************/

#line 58 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxCan_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/


/** \addtogroup IfxSfr_Can_Registers_Bitfields
 * \{  */
/** \brief Access Enable Register 0 */
typedef struct _Ifx_CAN_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CAN_ACCEN0_Bits;

/** \brief Access Enable Register Control 0 */
typedef struct _Ifx_CAN_ACCENCTR0_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CAN_ACCENCTR0_Bits;

/** \brief Buffer receive address and transmit address */
typedef struct _Ifx_CAN_BUFADR_Bits
{
    Ifx_UReg_32Bit TXBUF:14;          /**< \brief [13:0] Transmit Buffer start address - TXBUF (rw) */
    Ifx_UReg_32Bit reserved_14:2;     /**< \brief [15:14] \internal Reserved */
    Ifx_UReg_32Bit RXBUF:14;          /**< \brief [29:16] Receive Buffer start address - RXBUF (rw) */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_BUFADR_Bits;

/** \brief CAN Clock Control Register */
typedef struct _Ifx_CAN_CLC_Bits
{
    Ifx_UReg_32Bit DISR:1;            /**< \brief [0:0] Module Disable Request Bit - DISR (rw) */
    Ifx_UReg_32Bit DISS:1;            /**< \brief [1:1] Module Disable Status Bit - DISS (rh) */
    Ifx_UReg_32Bit reserved_2:1;      /**< \brief [2:2] \internal Reserved */
    Ifx_UReg_32Bit EDIS:1;            /**< \brief [3:3] Sleep Mode Disable Control - EDIS (rw) */
    Ifx_UReg_32Bit reserved_4:28;     /**< \brief [31:4] \internal Reserved */
} Ifx_CAN_CLC_Bits;

/** \brief  */
typedef struct _Ifx_CAN_DB_Bits
{
    Ifx_UReg_8Bit DB:8;               /**< \brief [7:0] Data Byte m (rwh) */
} Ifx_CAN_DB_Bits;

/** \brief Filter Element 0 */
typedef struct _Ifx_CAN_EXTMSG_F0_Bits
{
    Ifx_UReg_32Bit EFID1:29;          /**< \brief [28:0] Extended Filter ID 1 (rw) */
    Ifx_UReg_32Bit EFEC:3;            /**< \brief [31:29] Extended Filter Element Configuration (rw) */
} Ifx_CAN_EXTMSG_F0_Bits;

/** \brief Filter Element 1 */
typedef struct _Ifx_CAN_EXTMSG_F1_Bits
{
    Ifx_UReg_32Bit EFID2:29;          /**< \brief [28:0] Extended Filter ID 2 (rw) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit EFT:2;             /**< \brief [31:30] Extended Filter Type (rw) */
} Ifx_CAN_EXTMSG_F1_Bits;

/** \brief Module Identification Register */
typedef struct _Ifx_CAN_ID_Bits
{
    Ifx_UReg_32Bit MOD_REV:8;         /**< \brief [7:0] Module Revision Number - MOD_REV (r) */
    Ifx_UReg_32Bit MOD_TYPE:8;        /**< \brief [15:8] Module Type - MOD_TYPE (r) */
    Ifx_UReg_32Bit MOD_NUMBER:16;     /**< \brief [31:16] Module Number Value - MOD_NUMBER (r) */
} Ifx_CAN_ID_Bits;

/** \brief Kernel Reset Register 0 */
typedef struct _Ifx_CAN_KRST0_Bits
{
    Ifx_UReg_32Bit RST:1;             /**< \brief [0:0] Kernel Reset - RST (rwh) */
    Ifx_UReg_32Bit RSTSTAT:1;         /**< \brief [1:1] Kernel Reset Status - RSTSTAT (rh) */
    Ifx_UReg_32Bit reserved_2:30;     /**< \brief [31:2] \internal Reserved */
} Ifx_CAN_KRST0_Bits;

/** \brief Kernel Reset Register 1 */
typedef struct _Ifx_CAN_KRST1_Bits
{
    Ifx_UReg_32Bit RST:1;             /**< \brief [0:0] Kernel Reset - RST (rwh) */
    Ifx_UReg_32Bit reserved_1:31;     /**< \brief [31:1] \internal Reserved */
} Ifx_CAN_KRST1_Bits;

/** \brief Kernel Reset Status Clear Register */
typedef struct _Ifx_CAN_KRSTCLR_Bits
{
    Ifx_UReg_32Bit CLR:1;             /**< \brief [0:0] Kernel Reset Status Clear - CLR (w) */
    Ifx_UReg_32Bit reserved_1:31;     /**< \brief [31:1] \internal Reserved */
} Ifx_CAN_KRSTCLR_Bits;

/** \brief Module Control Register */
typedef struct _Ifx_CAN_MCR_Bits
{
    Ifx_UReg_32Bit CLKSEL0:2;         /**< \brief [1:0] Clock Select 0 - CLKSEL0 (rw) */
    Ifx_UReg_32Bit CLKSEL1:2;         /**< \brief [3:2] Clock Select 1 - CLKSEL1 (rw) */
    Ifx_UReg_32Bit CLKSEL2:2;         /**< \brief [5:4] Clock Select 2 - CLKSEL2 (rw) */
    Ifx_UReg_32Bit CLKSEL3:2;         /**< \brief [7:6] Clock Select 3 - CLKSEL3 (rw) */
    Ifx_UReg_32Bit reserved_8:16;     /**< \brief [23:8] \internal Reserved */
    Ifx_UReg_32Bit NODE:3;            /**< \brief [26:24] Node - NODE (rw) */
    Ifx_UReg_32Bit DXCM:1;            /**< \brief [27:27] Debug Over CAN Messages Enable - DXCM (rw) */
    Ifx_UReg_32Bit RBUSY:1;           /**< \brief [28:28] RAM BUSY - RBUSY (rh) */
    Ifx_UReg_32Bit RINIT:1;           /**< \brief [29:29] RAM Init - RINIT (rw) */
    Ifx_UReg_32Bit CI:1;              /**< \brief [30:30] Change Init - CI (rw) */
    Ifx_UReg_32Bit CCCE:1;            /**< \brief [31:31] Clock and RAM Change Enable - CCCE (rw) */
} Ifx_CAN_MCR_Bits;

/** \brief Measure Control Register */
typedef struct _Ifx_CAN_MECR_Bits
{
    Ifx_UReg_32Bit TH:16;             /**< \brief [15:0] Threshold - TH (rw) */
    Ifx_UReg_32Bit INP:4;             /**< \brief [19:16] Interrupt Node Pointer - INP (rw) */
    Ifx_UReg_32Bit NODE:3;            /**< \brief [22:20] Node - NODE (rw) */
    Ifx_UReg_32Bit reserved_23:1;     /**< \brief [23:23] \internal Reserved */
    Ifx_UReg_32Bit ANYED:1;           /**< \brief [24:24] Any Edge - ANYED (rw) */
    Ifx_UReg_32Bit CAPEIE:1;          /**< \brief [25:25] Capture Event Interrupt Enable - CAPEIE (rw) */
    Ifx_UReg_32Bit reserved_26:1;     /**< \brief [26:26] \internal Reserved */
    Ifx_UReg_32Bit DEPTH:3;           /**< \brief [29:27] Digital Glitch Filter Depth - DEPTH (rw) */
    Ifx_UReg_32Bit SOF:1;             /**< \brief [30:30] Start Of Frame - SOF (rw) */
    Ifx_UReg_32Bit reserved_31:1;     /**< \brief [31:31] \internal Reserved */
} Ifx_CAN_MECR_Bits;

/** \brief Measure Status Register */
typedef struct _Ifx_CAN_MESTAT_Bits
{
    Ifx_UReg_32Bit CAPT:16;           /**< \brief [15:0] Captured Timer - CAPT (rh) */
    Ifx_UReg_32Bit CAPRED:1;          /**< \brief [16:16] Captured Rising Edge - CAPRED (rh) */
    Ifx_UReg_32Bit CAPE:1;            /**< \brief [17:17] Capture Event - CAPE (rwh) */
    Ifx_UReg_32Bit reserved_18:14;    /**< \brief [31:18] \internal Reserved */
} Ifx_CAN_MESTAT_Bits;

/** \brief Access Enable Register CAN Node ${i} 0 */
typedef struct _Ifx_CAN_N_ACCENNODE0_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_CAN_N_ACCENNODE0_Bits;

/** \brief CC Control Register ${i} */
typedef struct _Ifx_CAN_N_CCCR_Bits
{
    Ifx_UReg_32Bit INIT:1;            /**< \brief [0:0] Initialization - INIT (rwh) */
    Ifx_UReg_32Bit CCE:1;             /**< \brief [1:1] Configuration Change Enable - CCE (rw) */
    Ifx_UReg_32Bit ASM:1;             /**< \brief [2:2] Restricted Operation Mode - ASM (rwh) */
    Ifx_UReg_32Bit CSA:1;             /**< \brief [3:3] Clock Stop Acknowledge - CSA (rh) */
    Ifx_UReg_32Bit CSR:1;             /**< \brief [4:4] Clock Stop Request - CSR (rw) */
    Ifx_UReg_32Bit MON:1;             /**< \brief [5:5] Bus Monitoring Mode - MON (rwh) */
    Ifx_UReg_32Bit DAR:1;             /**< \brief [6:6] Disable Automatic Retransmission - DAR (rw) */
    Ifx_UReg_32Bit TEST:1;            /**< \brief [7:7] Test Mode Enable - TEST (rw) */
    Ifx_UReg_32Bit FDOE:1;            /**< \brief [8:8] FD Operation Enable - FDOE (rw) */
    Ifx_UReg_32Bit BRSE:1;            /**< \brief [9:9] Bit Rate Switch Enable - BRSE (rw) */
    Ifx_UReg_32Bit reserved_10:2;     /**< \brief [11:10] \internal Reserved */
    Ifx_UReg_32Bit PXHD:1;            /**< \brief [12:12] Protocol Exception Handling Disable - PXHD (rw) */
    Ifx_UReg_32Bit EFBI:1;            /**< \brief [13:13] Edge Filtering during Bus Integration - EFBI (rw) */
    Ifx_UReg_32Bit TXP:1;             /**< \brief [14:14] Transmit Pause - TXP (rw) */
    Ifx_UReg_32Bit NISO:1;            /**< \brief [15:15] Non ISO Operation - NISO (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_CCCR_Bits;

/** \brief Core Release Register ${i} */
typedef struct _Ifx_CAN_N_CREL_Bits
{
    Ifx_UReg_32Bit DAY:8;             /**< \brief [7:0] Time Stamp Day (r) */
    Ifx_UReg_32Bit MON:8;             /**< \brief [15:8] Time Stamp Month (r) */
    Ifx_UReg_32Bit YEAR:4;            /**< \brief [19:16] Time Stamp Year (r) */
    Ifx_UReg_32Bit SUBSTEP:4;         /**< \brief [23:20] Sub-step of Core Release - SUBSTEP (r) */
    Ifx_UReg_32Bit STEP:4;            /**< \brief [27:24] Step of Core Release - STEP (r) */
    Ifx_UReg_32Bit REL:4;             /**< \brief [31:28] Core Release - REL (r) */
} Ifx_CAN_N_CREL_Bits;

/** \brief Data Bit Timing & Prescaler Register ${i} */
typedef struct _Ifx_CAN_N_DBTP_Bits
{
    Ifx_UReg_32Bit DSJW:4;            /**< \brief [3:0] Data (Re) Synchronization Jump Width - DSJW (rw) */
    Ifx_UReg_32Bit DTSEG2:4;          /**< \brief [7:4] Data time segment after sample point - DTSEG2 (rw) */
    Ifx_UReg_32Bit DTSEG1:5;          /**< \brief [12:8] Data time segment before sample point - DTSEG1 (rw) */
    Ifx_UReg_32Bit reserved_13:3;     /**< \brief [15:13] \internal Reserved */
    Ifx_UReg_32Bit DBRP:5;            /**< \brief [20:16] Data Baud Rate Prescaler - DBRP (rw) */
    Ifx_UReg_32Bit reserved_21:2;     /**< \brief [22:21] \internal Reserved */
    Ifx_UReg_32Bit TDC:1;             /**< \brief [23:23] Transmitter Delay Compensation - TDC (rw) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_CAN_N_DBTP_Bits;

/** \brief Error Counter Register ${i} */
typedef struct _Ifx_CAN_N_ECR_Bits
{
    Ifx_UReg_32Bit TEC:8;             /**< \brief [7:0] Transmit Error Counter - TEC (rh) */
    Ifx_UReg_32Bit REC:7;             /**< \brief [14:8] Receive Error Counter - REC (rh) */
    Ifx_UReg_32Bit RP:1;              /**< \brief [15:15] Receive Error Passive - RP (rh) */
    Ifx_UReg_32Bit CEL:8;             /**< \brief [23:16] CAN Error Logging - CEL (rh) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_CAN_N_ECR_Bits;

/** \brief End Address Node ${i} */
typedef struct _Ifx_CAN_N_ENDADR_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit END:14;            /**< \brief [15:2] Message RAM end - END (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_ENDADR_Bits;

/** \brief Endian Register ${i} */
typedef struct _Ifx_CAN_N_ENDN_Bits
{
    Ifx_UReg_32Bit ETV:32;            /**< \brief [31:0] Endianness Test Value - ETV (r) */
} Ifx_CAN_N_ENDN_Bits;

/** \brief Global Filter Configuration ${i} */
typedef struct _Ifx_CAN_N_GFC_Bits
{
    Ifx_UReg_32Bit RRFE:1;            /**< \brief [0:0] Reject Remote Frames Extended - RRFE (rw) */
    Ifx_UReg_32Bit RRFS:1;            /**< \brief [1:1] Reject Remote Frames Standard - RRFS (rw) */
    Ifx_UReg_32Bit ANFE:2;            /**< \brief [3:2] Accept Non-matching Frames Extended - ANFE (rw) */
    Ifx_UReg_32Bit ANFS:2;            /**< \brief [5:4] Accept Non-matching Frames Standard - ANFS (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_CAN_N_GFC_Bits;

/** \brief Interrupt routing for Groups 1 ${i} */
typedef struct _Ifx_CAN_N_GRINT1_Bits
{
    Ifx_UReg_32Bit TEFIFO:4;          /**< \brief [3:0] Transmit Event FIFO Incidents - TEFIFO (rw) */
    Ifx_UReg_32Bit HPE:4;             /**< \brief [7:4] High Priority Events - HPE (rw) */
    Ifx_UReg_32Bit WATI:4;            /**< \brief [11:8] Watermark interrupts - WATI (rw) */
    Ifx_UReg_32Bit ALRT:4;            /**< \brief [15:12] ALERTS - ALRT (rw) */
    Ifx_UReg_32Bit MOER:4;            /**< \brief [19:16] Module errors - MOER (rw) */
    Ifx_UReg_32Bit SAFE:4;            /**< \brief [23:20] Safety counter overflow - SAFE (rw) */
    Ifx_UReg_32Bit BOFF:4;            /**< \brief [27:24] Bus Off has been reached - BOFF (rw) */
    Ifx_UReg_32Bit LOI:4;             /**< \brief [31:28] Last Error Interrupts - LOI (rw) */
} Ifx_CAN_N_GRINT1_Bits;

/** \brief Interrupt routing for Groups 2 ${i} */
typedef struct _Ifx_CAN_N_GRINT2_Bits
{
    Ifx_UReg_32Bit REINT:4;           /**< \brief [3:0] Message stored in dedicated receive buffer interrupt (IR.DRX) - REINT (rw) */
    Ifx_UReg_32Bit RXF1F:4;           /**< \brief [7:4] IR.RF1F - RxF1F (rw) */
    Ifx_UReg_32Bit RXF0F:4;           /**< \brief [11:8] IR.RF0F - RxF0F (rw) */
    Ifx_UReg_32Bit RXF1N:4;           /**< \brief [15:12] IR.RF1N - RxF1N (rw) */
    Ifx_UReg_32Bit RXF0N:4;           /**< \brief [19:16] IR.RF0N - RxF0N (rw) */
    Ifx_UReg_32Bit RETI:4;            /**< \brief [23:20] Receive Timeouts - RETI (rw) */
    Ifx_UReg_32Bit TRAQ:4;            /**< \brief [27:24] Transmission Queue Events - TRAQ (rw) */
    Ifx_UReg_32Bit TRACO:4;           /**< \brief [31:28] Interrupts of the transmission control - TRACO (rw) */
} Ifx_CAN_N_GRINT2_Bits;

/** \brief High Priority Message Status ${i} */
typedef struct _Ifx_CAN_N_HPMS_Bits
{
    Ifx_UReg_32Bit BIDX:6;            /**< \brief [5:0] Buffer Index - BIDX (rh) */
    Ifx_UReg_32Bit MSI:2;             /**< \brief [7:6] Message Storage Indicator - MSI (rh) */
    Ifx_UReg_32Bit FIDX:7;            /**< \brief [14:8] Filter Index - FIDX (rh) */
    Ifx_UReg_32Bit FLST:1;            /**< \brief [15:15] Filter List - FLST (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_HPMS_Bits;

/** \brief Interrupt Enable ${i} */
typedef struct _Ifx_CAN_N_IE_Bits
{
    Ifx_UReg_32Bit RF0NE:1;           /**< \brief [0:0] Rx FIFO 0 New Message Interrupt Enable - RF0NE (rw) */
    Ifx_UReg_32Bit RF0WE:1;           /**< \brief [1:1] Rx FIFO 0 Watermark Reached Interrupt Enable - RF0WE (rw) */
    Ifx_UReg_32Bit RF0FE:1;           /**< \brief [2:2] Rx FIFO 0 Full Interrupt Enable - RF0FE (rw) */
    Ifx_UReg_32Bit RF0LE:1;           /**< \brief [3:3] Rx FIFO 0 Message Lost Interrupt Enable - RF0LE (rw) */
    Ifx_UReg_32Bit RF1NE:1;           /**< \brief [4:4] Rx FIFO 1 New Message Interrupt Enable - RF1NE (rw) */
    Ifx_UReg_32Bit RF1WE:1;           /**< \brief [5:5] Rx FIFO 1 Watermark Reached Interrupt Enable - RF1WE (rw) */
    Ifx_UReg_32Bit RF1FE:1;           /**< \brief [6:6] Rx FIFO 1 Full Interrupt Enable - RF1FE (rw) */
    Ifx_UReg_32Bit RF1LE:1;           /**< \brief [7:7] Rx FIFO 1 Message Lost Interrupt Enable - RF1LE (rw) */
    Ifx_UReg_32Bit HPME:1;            /**< \brief [8:8] High Priority Message Interrupt Enable - HPME (rw) */
    Ifx_UReg_32Bit TCE:1;             /**< \brief [9:9] Transmission Completed Interrupt Enable - TCE (rw) */
    Ifx_UReg_32Bit TCFE:1;            /**< \brief [10:10] Transmission Cancellation Finished Interrupt Enable - TCFE (rw) */
    Ifx_UReg_32Bit TFEE:1;            /**< \brief [11:11] Tx FIFO Empty Interrupt Enable - TFEE (rw) */
    Ifx_UReg_32Bit TEFNE:1;           /**< \brief [12:12] Tx Event FIFO New Entry Interrupt Enable - TEFNE (rw) */
    Ifx_UReg_32Bit TEFWE:1;           /**< \brief [13:13] Tx Event FIFO Watermark Reached Interrupt Enable - TEFWE (rw) */
    Ifx_UReg_32Bit TEFFE:1;           /**< \brief [14:14] Tx Event FIFO Full Interrupt Enable - TEFFE (rw) */
    Ifx_UReg_32Bit TEFLE:1;           /**< \brief [15:15] Tx Event FIFO Element Lost Interrupt Enable - TEFLE (rw) */
    Ifx_UReg_32Bit TSWE:1;            /**< \brief [16:16] Timestamp Wraparound Interrupt Enable - TSWE (rw) */
    Ifx_UReg_32Bit MRAFE:1;           /**< \brief [17:17] Message RAM Access Failure Interrupt Enable - MRAFE (rw) */
    Ifx_UReg_32Bit TOOE:1;            /**< \brief [18:18] Timeout Occurred Interrupt Enable - TOOE (rw) */
    Ifx_UReg_32Bit DRXE:1;            /**< \brief [19:19] Message stored to Dedicated Rx Buffer Interrupt Enable - DRXE (rw) */
    Ifx_UReg_32Bit reserved_20:1;     /**< \brief [20:20] \internal Reserved */
    Ifx_UReg_32Bit reserved_21:1;     /**< \brief [21:21] \internal Reserved */
    Ifx_UReg_32Bit ELOE:1;            /**< \brief [22:22] Error Logging Overflow Interrupt Enable - ELOE (rw) */
    Ifx_UReg_32Bit EPE:1;             /**< \brief [23:23] Error Passive Interrupt Enable - EPE (rw) */
    Ifx_UReg_32Bit EWE:1;             /**< \brief [24:24] Warning Status Interrupt Enable - EWE (rw) */
    Ifx_UReg_32Bit BOE:1;             /**< \brief [25:25] Bus_Off Status Interrupt Enable - BOE (rw) */
    Ifx_UReg_32Bit WDIE:1;            /**< \brief [26:26] Watchdog Interrupt Enable - WDIE (rw) */
    Ifx_UReg_32Bit PEAE:1;            /**< \brief [27:27] Protocol Error in Arbitration Phase Enable - PEAE (rw) */
    Ifx_UReg_32Bit PEDE:1;            /**< \brief [28:28] Protocol Error in Data Phase Enable - PEDE (rw) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_N_IE_Bits;

/** \brief Interrupt Register ${i} */
typedef struct _Ifx_CAN_N_IR_Bits
{
    Ifx_UReg_32Bit RF0N:1;            /**< \brief [0:0] Rx FIFO 0 New Message - RF0N (rwh) */
    Ifx_UReg_32Bit RF0W:1;            /**< \brief [1:1] Rx FIFO 0 Watermark Reached - RF0W (rwh) */
    Ifx_UReg_32Bit RF0F:1;            /**< \brief [2:2] Rx FIFO 0 Full - RF0F (rwh) */
    Ifx_UReg_32Bit RF0L:1;            /**< \brief [3:3] Rx FIFO 0 Message Lost - RF0L (rwh) */
    Ifx_UReg_32Bit RF1N:1;            /**< \brief [4:4] Rx FIFO 1 New Message - RF1N (rwh) */
    Ifx_UReg_32Bit RF1W:1;            /**< \brief [5:5] Rx FIFO 1 Watermark Reached - RF1W (rwh) */
    Ifx_UReg_32Bit RF1F:1;            /**< \brief [6:6] Rx FIFO 1 Full - RF1F (rwh) */
    Ifx_UReg_32Bit RF1L:1;            /**< \brief [7:7] Rx FIFO 1 Message Lost - RF1L (rwh) */
    Ifx_UReg_32Bit HPM:1;             /**< \brief [8:8] High Priority Message - HPM (rwh) */
    Ifx_UReg_32Bit TC:1;              /**< \brief [9:9] Transmission Completed - TC (rwh) */
    Ifx_UReg_32Bit TCF:1;             /**< \brief [10:10] Transmission Cancellation Finished - TCF (rwh) */
    Ifx_UReg_32Bit TFE:1;             /**< \brief [11:11] Tx FIFO Empty - TFE (rwh) */
    Ifx_UReg_32Bit TEFN:1;            /**< \brief [12:12] Tx Event FIFO New Entry - TEFN (rwh) */
    Ifx_UReg_32Bit TEFW:1;            /**< \brief [13:13] Tx Event FIFO Watermark Reached - TEFW (rwh) */
    Ifx_UReg_32Bit TEFF:1;            /**< \brief [14:14] Tx Event FIFO Full - TEFF (rwh) */
    Ifx_UReg_32Bit TEFL:1;            /**< \brief [15:15] Tx Event FIFO Element Lost - TEFL (rwh) */
    Ifx_UReg_32Bit TSW:1;             /**< \brief [16:16] Timestamp Wraparound - TSW (rwh) */
    Ifx_UReg_32Bit MRAF:1;            /**< \brief [17:17] Message RAM Access Failure - MRAF (rwh) */
    Ifx_UReg_32Bit TOO:1;             /**< \brief [18:18] Timeout Occurred - TOO (rwh) */
    Ifx_UReg_32Bit DRX:1;             /**< \brief [19:19] Message stored to Dedicated Rx Buffer - DRX (rwh) */
    Ifx_UReg_32Bit reserved_20:1;     /**< \brief [20:20] \internal Reserved */
    Ifx_UReg_32Bit reserved_21:1;     /**< \brief [21:21] \internal Reserved */
    Ifx_UReg_32Bit ELO:1;             /**< \brief [22:22] Error Logging Overflow - ELO (rwh) */
    Ifx_UReg_32Bit EP:1;              /**< \brief [23:23] Error Passive - EP (rwh) */
    Ifx_UReg_32Bit EW:1;              /**< \brief [24:24] Warning Status - EW (rwh) */
    Ifx_UReg_32Bit BO:1;              /**< \brief [25:25] Bus_Off Status - BO (rwh) */
    Ifx_UReg_32Bit WDI:1;             /**< \brief [26:26] Watchdog Interrupt - WDI (rwh) */
    Ifx_UReg_32Bit PEA:1;             /**< \brief [27:27] Protocol Error in Arbitration Phase - PEA (rwh) */
    Ifx_UReg_32Bit PED:1;             /**< \brief [28:28] Protocol Error in Data Phase - PED (rwh) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_N_IR_Bits;

/** \brief Interrupt Signalling Register ${i} */
typedef struct _Ifx_CAN_N_ISREG_Bits
{
    Ifx_UReg_32Bit REINT:1;           /**< \brief [0:0] A message stored in a receive buffer interrupt - REINT (rh) */
    Ifx_UReg_32Bit RXF1F:1;           /**< \brief [1:1] Receive FIFO1 is full interrupt - RxF1F (rh) */
    Ifx_UReg_32Bit RXF0F:1;           /**< \brief [2:2] Receive FIFO0 is full interrupt - RxF0F (rh) */
    Ifx_UReg_32Bit RXF1N:1;           /**< \brief [3:3] Receive FIFO1 got a new message interrupt - RxF1N (rh) */
    Ifx_UReg_32Bit RXF0N:1;           /**< \brief [4:4] Receive FIFO0 got a new message interrupt - RxF0N (rh) */
    Ifx_UReg_32Bit RETI:1;            /**< \brief [5:5] A receive timeout event interrupt - RETI (rh) */
    Ifx_UReg_32Bit TRAQ:1;            /**< \brief [6:6] A transmission queue event interrupt - TRAQ (rh) */
    Ifx_UReg_32Bit TRACO:1;           /**< \brief [7:7] A transmission control event interrupt - TRACO (rh) */
    Ifx_UReg_32Bit TEFIFO:1;          /**< \brief [8:8] A Transmit Event FIFO Incident interrupt - TEFIFO (rh) */
    Ifx_UReg_32Bit HPE:1;             /**< \brief [9:9] A high priority event interrupt - HPE (rh) */
    Ifx_UReg_32Bit WATI:1;            /**< \brief [10:10] A watermark interrupt has been reached - WATI (rh) */
    Ifx_UReg_32Bit ALRT:1;            /**< \brief [11:11] An alert interrupt - ALRT (rh) */
    Ifx_UReg_32Bit MOER:1;            /**< \brief [12:12] Module error interrupt - MOER (rh) */
    Ifx_UReg_32Bit SAFE:1;            /**< \brief [13:13] The safety counter interrupt ELO - SAFE (rh) */
    Ifx_UReg_32Bit BOFF:1;            /**< \brief [14:14] Bus Off Interrupt - BOFF (rh) */
    Ifx_UReg_32Bit LOI:1;             /**< \brief [15:15] Last Error Interrupt - LOI (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_ISREG_Bits;

/** \brief Nominal Bit Timing & Prescaler Register ${i} */
typedef struct _Ifx_CAN_N_NBTP_Bits
{
    Ifx_UReg_32Bit NTSEG2:7;          /**< \brief [6:0] Nominal Time segment after sample point - NTSEG2 (rw) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit NTSEG1:8;          /**< \brief [15:8] Nominal Time segment before sample point - NTSEG1 (rw) */
    Ifx_UReg_32Bit NBRP:9;            /**< \brief [24:16] Baud Rate Prescaler - NBRP (rw) */
    Ifx_UReg_32Bit NSJW:7;            /**< \brief [31:25] (Re) Synchronization Jump Width - NSJW (rw) */
} Ifx_CAN_N_NBTP_Bits;

/** \brief New Data 1 ${i} */
typedef struct _Ifx_CAN_N_NDAT1_Bits
{
    Ifx_UReg_32Bit ND0:1;             /**< \brief [0:0] New Data in Rx Buffer 0 - ND (rwh) */
    Ifx_UReg_32Bit ND1:1;             /**< \brief [1:1] New Data in Rx Buffer 1 - ND (rwh) */
    Ifx_UReg_32Bit ND2:1;             /**< \brief [2:2] New Data in Rx Buffer 2 - ND (rwh) */
    Ifx_UReg_32Bit ND3:1;             /**< \brief [3:3] New Data in Rx Buffer 3 - ND (rwh) */
    Ifx_UReg_32Bit ND4:1;             /**< \brief [4:4] New Data in Rx Buffer 4 - ND (rwh) */
    Ifx_UReg_32Bit ND5:1;             /**< \brief [5:5] New Data in Rx Buffer 5 - ND (rwh) */
    Ifx_UReg_32Bit ND6:1;             /**< \brief [6:6] New Data in Rx Buffer 6 - ND (rwh) */
    Ifx_UReg_32Bit ND7:1;             /**< \brief [7:7] New Data in Rx Buffer 7 - ND (rwh) */
    Ifx_UReg_32Bit ND8:1;             /**< \brief [8:8] New Data in Rx Buffer 8 - ND (rwh) */
    Ifx_UReg_32Bit ND9:1;             /**< \brief [9:9] New Data in Rx Buffer 9 - ND (rwh) */
    Ifx_UReg_32Bit ND10:1;            /**< \brief [10:10] New Data in Rx Buffer 10 - ND (rwh) */
    Ifx_UReg_32Bit ND11:1;            /**< \brief [11:11] New Data in Rx Buffer 11 - ND (rwh) */
    Ifx_UReg_32Bit ND12:1;            /**< \brief [12:12] New Data in Rx Buffer 12 - ND (rwh) */
    Ifx_UReg_32Bit ND13:1;            /**< \brief [13:13] New Data in Rx Buffer 13 - ND (rwh) */
    Ifx_UReg_32Bit ND14:1;            /**< \brief [14:14] New Data in Rx Buffer 14 - ND (rwh) */
    Ifx_UReg_32Bit ND15:1;            /**< \brief [15:15] New Data in Rx Buffer 15 - ND (rwh) */
    Ifx_UReg_32Bit ND16:1;            /**< \brief [16:16] New Data in Rx Buffer 16 - ND (rwh) */
    Ifx_UReg_32Bit ND17:1;            /**< \brief [17:17] New Data in Rx Buffer 17 - ND (rwh) */
    Ifx_UReg_32Bit ND18:1;            /**< \brief [18:18] New Data in Rx Buffer 18 - ND (rwh) */
    Ifx_UReg_32Bit ND19:1;            /**< \brief [19:19] New Data in Rx Buffer 19 - ND (rwh) */
    Ifx_UReg_32Bit ND20:1;            /**< \brief [20:20] New Data in Rx Buffer 20 - ND (rwh) */
    Ifx_UReg_32Bit ND21:1;            /**< \brief [21:21] New Data in Rx Buffer 21 - ND (rwh) */
    Ifx_UReg_32Bit ND22:1;            /**< \brief [22:22] New Data in Rx Buffer 22 - ND (rwh) */
    Ifx_UReg_32Bit ND23:1;            /**< \brief [23:23] New Data in Rx Buffer 23 - ND (rwh) */
    Ifx_UReg_32Bit ND24:1;            /**< \brief [24:24] New Data in Rx Buffer 24 - ND (rwh) */
    Ifx_UReg_32Bit ND25:1;            /**< \brief [25:25] New Data in Rx Buffer 25 - ND (rwh) */
    Ifx_UReg_32Bit ND26:1;            /**< \brief [26:26] New Data in Rx Buffer 26 - ND (rwh) */
    Ifx_UReg_32Bit ND27:1;            /**< \brief [27:27] New Data in Rx Buffer 27 - ND (rwh) */
    Ifx_UReg_32Bit ND28:1;            /**< \brief [28:28] New Data in Rx Buffer 28 - ND (rwh) */
    Ifx_UReg_32Bit ND29:1;            /**< \brief [29:29] New Data in Rx Buffer 29 - ND (rwh) */
    Ifx_UReg_32Bit ND30:1;            /**< \brief [30:30] New Data in Rx Buffer 30 - ND (rwh) */
    Ifx_UReg_32Bit ND31:1;            /**< \brief [31:31] New Data in Rx Buffer 31 - ND (rwh) */
} Ifx_CAN_N_NDAT1_Bits;

/** \brief New Data 2 ${i} */
typedef struct _Ifx_CAN_N_NDAT2_Bits
{
    Ifx_UReg_32Bit ND32:1;            /**< \brief [0:0] New Data in Rx Buffer 32 - ND (rwh) */
    Ifx_UReg_32Bit ND33:1;            /**< \brief [1:1] New Data in Rx Buffer 33 - ND (rwh) */
    Ifx_UReg_32Bit ND34:1;            /**< \brief [2:2] New Data in Rx Buffer 34 - ND (rwh) */
    Ifx_UReg_32Bit ND35:1;            /**< \brief [3:3] New Data in Rx Buffer 35 - ND (rwh) */
    Ifx_UReg_32Bit ND36:1;            /**< \brief [4:4] New Data in Rx Buffer 36 - ND (rwh) */
    Ifx_UReg_32Bit ND37:1;            /**< \brief [5:5] New Data in Rx Buffer 37 - ND (rwh) */
    Ifx_UReg_32Bit ND38:1;            /**< \brief [6:6] New Data in Rx Buffer 38 - ND (rwh) */
    Ifx_UReg_32Bit ND39:1;            /**< \brief [7:7] New Data in Rx Buffer 39 - ND (rwh) */
    Ifx_UReg_32Bit ND40:1;            /**< \brief [8:8] New Data in Rx Buffer 40 - ND (rwh) */
    Ifx_UReg_32Bit ND41:1;            /**< \brief [9:9] New Data in Rx Buffer 41 - ND (rwh) */
    Ifx_UReg_32Bit ND42:1;            /**< \brief [10:10] New Data in Rx Buffer 42 - ND (rwh) */
    Ifx_UReg_32Bit ND43:1;            /**< \brief [11:11] New Data in Rx Buffer 43 - ND (rwh) */
    Ifx_UReg_32Bit ND44:1;            /**< \brief [12:12] New Data in Rx Buffer 44 - ND (rwh) */
    Ifx_UReg_32Bit ND45:1;            /**< \brief [13:13] New Data in Rx Buffer 45 - ND (rwh) */
    Ifx_UReg_32Bit ND46:1;            /**< \brief [14:14] New Data in Rx Buffer 46 - ND (rwh) */
    Ifx_UReg_32Bit ND47:1;            /**< \brief [15:15] New Data in Rx Buffer 47 - ND (rwh) */
    Ifx_UReg_32Bit ND48:1;            /**< \brief [16:16] New Data in Rx Buffer 48 - ND (rwh) */
    Ifx_UReg_32Bit ND49:1;            /**< \brief [17:17] New Data in Rx Buffer 49 - ND (rwh) */
    Ifx_UReg_32Bit ND50:1;            /**< \brief [18:18] New Data in Rx Buffer 50 - ND (rwh) */
    Ifx_UReg_32Bit ND51:1;            /**< \brief [19:19] New Data in Rx Buffer 51 - ND (rwh) */
    Ifx_UReg_32Bit ND52:1;            /**< \brief [20:20] New Data in Rx Buffer 52 - ND (rwh) */
    Ifx_UReg_32Bit ND53:1;            /**< \brief [21:21] New Data in Rx Buffer 53 - ND (rwh) */
    Ifx_UReg_32Bit ND54:1;            /**< \brief [22:22] New Data in Rx Buffer 54 - ND (rwh) */
    Ifx_UReg_32Bit ND55:1;            /**< \brief [23:23] New Data in Rx Buffer 55 - ND (rwh) */
    Ifx_UReg_32Bit ND56:1;            /**< \brief [24:24] New Data in Rx Buffer 56 - ND (rwh) */
    Ifx_UReg_32Bit ND57:1;            /**< \brief [25:25] New Data in Rx Buffer 57 - ND (rwh) */
    Ifx_UReg_32Bit ND58:1;            /**< \brief [26:26] New Data in Rx Buffer 58 - ND (rwh) */
    Ifx_UReg_32Bit ND59:1;            /**< \brief [27:27] New Data in Rx Buffer 59 - ND (rwh) */
    Ifx_UReg_32Bit ND60:1;            /**< \brief [28:28] New Data in Rx Buffer 60 - ND (rwh) */
    Ifx_UReg_32Bit ND61:1;            /**< \brief [29:29] New Data in Rx Buffer 61 - ND (rwh) */
    Ifx_UReg_32Bit ND62:1;            /**< \brief [30:30] New Data in Rx Buffer 62 - ND (rwh) */
    Ifx_UReg_32Bit ND63:1;            /**< \brief [31:31] New Data in Rx Buffer 63 - ND (rwh) */
} Ifx_CAN_N_NDAT2_Bits;

/** \brief Node ${i} Port Control Register */
typedef struct _Ifx_CAN_N_NPCR_Bits
{
    Ifx_UReg_32Bit RXSEL:3;           /**< \brief [2:0] Receive Select - RXSEL (rw) */
    Ifx_UReg_32Bit reserved_3:5;      /**< \brief [7:3] \internal Reserved */
    Ifx_UReg_32Bit LBM:1;             /**< \brief [8:8] Loop-Back Mode - LBM (rw) */
    Ifx_UReg_32Bit LOUT:1;            /**< \brief [9:9] Loop Back Mode Out - LOUT (rw) */
    Ifx_UReg_32Bit DELE:1;            /**< \brief [10:10] Enable destructive read on ECR${i}.CEL - DELE (rw) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_CAN_N_NPCR_Bits;

/** \brief Node ${i} Timer A Transmit Trigger Register */
typedef struct _Ifx_CAN_N_NT_ATTR_Bits
{
    Ifx_UReg_32Bit RELOAD:16;         /**< \brief [15:0] Reload Value - RELOAD (rw) */
    Ifx_UReg_32Bit TXMO:8;            /**< \brief [23:16] Transmit Message Object - TXMO (r) */
    Ifx_UReg_32Bit STRT:1;            /**< \brief [24:24] Timer Start - STRT (rw) */
    Ifx_UReg_32Bit reserved_25:7;     /**< \brief [31:25] \internal Reserved */
} Ifx_CAN_N_NT_ATTR_Bits;

/** \brief Node ${i} Timer B Transmit Trigger Register */
typedef struct _Ifx_CAN_N_NT_BTTR_Bits
{
    Ifx_UReg_32Bit RELOAD:16;         /**< \brief [15:0] Reload Value - RELOAD (rw) */
    Ifx_UReg_32Bit TXMO:8;            /**< \brief [23:16] Transmit Message Object - TXMO (r) */
    Ifx_UReg_32Bit STRT:1;            /**< \brief [24:24] Timer Start - STRT (rw) */
    Ifx_UReg_32Bit reserved_25:7;     /**< \brief [31:25] \internal Reserved */
} Ifx_CAN_N_NT_BTTR_Bits;

/** \brief Node ${i} Timer Clock Control Register */
typedef struct _Ifx_CAN_N_NT_CCR_Bits
{
    Ifx_UReg_32Bit reserved_0:8;      /**< \brief [7:0] \internal Reserved */
    Ifx_UReg_32Bit TPSC:4;            /**< \brief [11:8] Timer Prescaler - TPSC (rw) */
    Ifx_UReg_32Bit reserved_12:2;     /**< \brief [13:12] \internal Reserved */
    Ifx_UReg_32Bit STRESET:1;         /**< \brief [14:14] Stamping Reset - STRESET (rw) */
    Ifx_UReg_32Bit STSTART:1;         /**< \brief [15:15] Stamping Start - STSTART (rw) */
    Ifx_UReg_32Bit reserved_16:2;     /**< \brief [17:16] \internal Reserved */
    Ifx_UReg_32Bit TRIGSRC:3;         /**< \brief [20:18] Trigger Source - TRIGSRC (rw) */
    Ifx_UReg_32Bit reserved_21:11;    /**< \brief [31:21] \internal Reserved */
} Ifx_CAN_N_NT_CCR_Bits;

/** \brief Node ${i} Timer C Transmit Trigger Register */
typedef struct _Ifx_CAN_N_NT_CTTR_Bits
{
    Ifx_UReg_32Bit RELOAD:16;         /**< \brief [15:0] Reload Value - RELOAD (rw) */
    Ifx_UReg_32Bit TXMO:8;            /**< \brief [23:16] Transmit Message Object - TXMO (r) */
    Ifx_UReg_32Bit STRT:1;            /**< \brief [24:24] Timer Start - STRT (rw) */
    Ifx_UReg_32Bit reserved_25:7;     /**< \brief [31:25] \internal Reserved */
} Ifx_CAN_N_NT_CTTR_Bits;

/** \brief Node ${i} Timer Receive Timeout Register */
typedef struct _Ifx_CAN_N_NT_RTR_Bits
{
    Ifx_UReg_32Bit RELOAD:16;         /**< \brief [15:0] Reload Value - RELOAD (rw) */
    Ifx_UReg_32Bit reserved_16:6;     /**< \brief [21:16] \internal Reserved */
    Ifx_UReg_32Bit TEIE:1;            /**< \brief [22:22] Timer Event Interrupt Enable - TEIE (rw) */
    Ifx_UReg_32Bit TE:1;              /**< \brief [23:23] Timer Event - TE (rwh) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_CAN_N_NT_RTR_Bits;

/** \brief Protocol Status Register ${i} */
typedef struct _Ifx_CAN_N_PSR_Bits
{
    Ifx_UReg_32Bit LEC:3;             /**< \brief [2:0] Last Error Code - LEC (rh) */
    Ifx_UReg_32Bit ACT:2;             /**< \brief [4:3] Activity - ACT (rh) */
    Ifx_UReg_32Bit EP:1;              /**< \brief [5:5] Error Passive - EP (rh) */
    Ifx_UReg_32Bit EW:1;              /**< \brief [6:6] Warning Status - EW (rh) */
    Ifx_UReg_32Bit BO:1;              /**< \brief [7:7] Bus_Off Status - BO (rh) */
    Ifx_UReg_32Bit DLEC:3;            /**< \brief [10:8] Data Phase Last Error Code - DLEC (rh) */
    Ifx_UReg_32Bit RESI:1;            /**< \brief [11:11] ESI flag of last received CAN FD Message - RESI (rh) */
    Ifx_UReg_32Bit RBRS:1;            /**< \brief [12:12] BRS flag of last received CAN FD Message - RBRS (rh) */
    Ifx_UReg_32Bit RFDF:1;            /**< \brief [13:13] Received a CAN FD Message - RFDF (rh) */
    Ifx_UReg_32Bit PXE:1;             /**< \brief [14:14] Protocol Exception Event - PXE (rh) */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit TDCV:7;            /**< \brief [22:16] Transmitter Delay Compensation Value - TDCV (r) */
    Ifx_UReg_32Bit reserved_23:9;     /**< \brief [31:23] \internal Reserved */
} Ifx_CAN_N_PSR_Bits;

/** \brief RAM Watchdog ${i} */
typedef struct _Ifx_CAN_N_RWD_Bits
{
    Ifx_UReg_32Bit WDC:8;             /**< \brief [7:0] Watchdog Configuration - WDC (rw) */
    Ifx_UReg_32Bit WDV:8;             /**< \brief [15:8] Watchdog Value - WDV (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_RWD_Bits;

/** \brief Rx Buffer Configuration ${i} */
typedef struct _Ifx_CAN_N_RX_BC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit RBSA:14;           /**< \brief [15:2] Rx Buffer Start Address - RBSA (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_RX_BC_Bits;

/** \brief Rx Buffer/FIFO Element Size Configuration ${i} */
typedef struct _Ifx_CAN_N_RX_ESC_Bits
{
    Ifx_UReg_32Bit F0DS:3;            /**< \brief [2:0] Rx FIFO 0 Data Field Size - F0DS (rw) */
    Ifx_UReg_32Bit reserved_3:1;      /**< \brief [3:3] \internal Reserved */
    Ifx_UReg_32Bit F1DS:3;            /**< \brief [6:4] Rx FIFO 1 Data Field Size - F1DS (rw) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit RBDS:3;            /**< \brief [10:8] Rx Buffer Data Field Size - RBDS (rw) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_CAN_N_RX_ESC_Bits;

/** \brief Rx FIFO 0 Acknowledge ${i} */
typedef struct _Ifx_CAN_N_RX_F0A_Bits
{
    Ifx_UReg_32Bit F0AI:6;            /**< \brief [5:0] Rx FIFO 0 Acknowledge Index - F0AI (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_CAN_N_RX_F0A_Bits;

/** \brief Rx FIFO 0 Configuration ${i} */
typedef struct _Ifx_CAN_N_RX_F0C_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit F0SA:14;           /**< \brief [15:2] Rx FIFO 0 Start Address - F0SA (rw) */
    Ifx_UReg_32Bit F0S:7;             /**< \brief [22:16] Rx FIFO 0 Size - F0S (rw) */
    Ifx_UReg_32Bit reserved_23:1;     /**< \brief [23:23] \internal Reserved */
    Ifx_UReg_32Bit F0WM:7;            /**< \brief [30:24] Rx FIFO 0 Watermark - F0WM (rw) */
    Ifx_UReg_32Bit F0OM:1;            /**< \brief [31:31] FIFO 0 Operation Mode - F0OM (rw) */
} Ifx_CAN_N_RX_F0C_Bits;

/** \brief Rx FIFO 0 Status ${i} */
typedef struct _Ifx_CAN_N_RX_F0S_Bits
{
    Ifx_UReg_32Bit F0FL:7;            /**< \brief [6:0] Rx FIFO 0 Fill Level - F0FL (rh) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit F0GI:6;            /**< \brief [13:8] Rx FIFO 0 Get Index - F0GI (rh) */
    Ifx_UReg_32Bit reserved_14:2;     /**< \brief [15:14] \internal Reserved */
    Ifx_UReg_32Bit F0PI:6;            /**< \brief [21:16] Rx FIFO 0 Put Index - F0PI (rh) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit F0F:1;             /**< \brief [24:24] Rx FIFO 0 Full - F0F (rh) */
    Ifx_UReg_32Bit RF0L:1;            /**< \brief [25:25] Rx FIFO 0 Message Lost - RF0L (rh) */
    Ifx_UReg_32Bit reserved_26:6;     /**< \brief [31:26] \internal Reserved */
} Ifx_CAN_N_RX_F0S_Bits;

/** \brief Rx FIFO 1 Acknowledge ${i} */
typedef struct _Ifx_CAN_N_RX_F1A_Bits
{
    Ifx_UReg_32Bit F1AI:6;            /**< \brief [5:0] Rx FIFO 1 Acknowledge Index - F1AI (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_CAN_N_RX_F1A_Bits;

/** \brief Rx FIFO 1 Configuration ${i} */
typedef struct _Ifx_CAN_N_RX_F1C_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit F1SA:14;           /**< \brief [15:2] Rx FIFO 1 Start Address - F1SA (rw) */
    Ifx_UReg_32Bit F1S:7;             /**< \brief [22:16] Rx FIFO 1 Size - F1S (rw) */
    Ifx_UReg_32Bit reserved_23:1;     /**< \brief [23:23] \internal Reserved */
    Ifx_UReg_32Bit F1WM:7;            /**< \brief [30:24] Rx FIFO 1 Watermark - F1WM (rw) */
    Ifx_UReg_32Bit F1OM:1;            /**< \brief [31:31] FIFO 1 Operation Mode - F1OM (rw) */
} Ifx_CAN_N_RX_F1C_Bits;

/** \brief Rx FIFO 1 Status ${i} */
typedef struct _Ifx_CAN_N_RX_F1S_Bits
{
    Ifx_UReg_32Bit F1FL:7;            /**< \brief [6:0] Rx FIFO 1 Fill Level - F1FL (rh) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit F1GI:6;            /**< \brief [13:8] Rx FIFO 1 Get Index - F1GI (rh) */
    Ifx_UReg_32Bit reserved_14:2;     /**< \brief [15:14] \internal Reserved */
    Ifx_UReg_32Bit F1PI:6;            /**< \brief [21:16] Rx FIFO 1 Put Index - F1PI (rh) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit F1F:1;             /**< \brief [24:24] Rx FIFO 1 Full - F1F (rh) */
    Ifx_UReg_32Bit RF1L:1;            /**< \brief [25:25] Rx FIFO 1 Message Lost - RF1L (rh) */
    Ifx_UReg_32Bit reserved_26:4;     /**< \brief [29:26] \internal Reserved */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_N_RX_F1S_Bits;

/** \brief Standard ID Filter Configuration ${i} */
typedef struct _Ifx_CAN_N_SIDFC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit FLSSA:14;          /**< \brief [15:2] Filter List Standard Start Address - FLSSA (rw) */
    Ifx_UReg_32Bit LSS:8;             /**< \brief [23:16] List Size Standard - LSS (rw) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_CAN_N_SIDFC_Bits;

/** \brief Start Address Node ${i} */
typedef struct _Ifx_CAN_N_STARTADR_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit START:14;          /**< \brief [15:2] Message RAM start - START (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_STARTADR_Bits;

/** \brief Transmitter Delay Compensation Register ${i} */
typedef struct _Ifx_CAN_N_TDCR_Bits
{
    Ifx_UReg_32Bit TDCF:7;            /**< \brief [6:0] Transmitter Delay Compensation Filter Window Length - TDCF (rw) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit TDCO:7;            /**< \brief [14:8] Transmitter Delay Compensation Offset - TDCO (rw) */
    Ifx_UReg_32Bit reserved_15:17;    /**< \brief [31:15] \internal Reserved */
} Ifx_CAN_N_TDCR_Bits;

/** \brief Test Register ${i} */
typedef struct _Ifx_CAN_N_TEST_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit reserved_2:1;      /**< \brief [2:2] \internal Reserved */
    Ifx_UReg_32Bit reserved_3:1;      /**< \brief [3:3] \internal Reserved */
    Ifx_UReg_32Bit LBCK:1;            /**< \brief [4:4] Loop Back Mode - LBCK (rwh) */
    Ifx_UReg_32Bit TX:2;              /**< \brief [6:5] Control of Transmit Pin - TX (rwh) */
    Ifx_UReg_32Bit RX:1;              /**< \brief [7:7] Receive Pin - RX (rh) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_CAN_N_TEST_Bits;

/** \brief Timeout Counter Configuration ${i} */
typedef struct _Ifx_CAN_N_TOCC_Bits
{
    Ifx_UReg_32Bit ETOC:1;            /**< \brief [0:0] Enable Timeout Counter - ETOC (rw) */
    Ifx_UReg_32Bit TOS:2;             /**< \brief [2:1] Timeout Select - TOS (rw) */
    Ifx_UReg_32Bit reserved_3:13;     /**< \brief [15:3] \internal Reserved */
    Ifx_UReg_32Bit TOP:16;            /**< \brief [31:16] Timeout Period - TOP (rw) */
} Ifx_CAN_N_TOCC_Bits;

/** \brief Timeout Counter Value ${i} */
typedef struct _Ifx_CAN_N_TOCV_Bits
{
    Ifx_UReg_32Bit TOC:16;            /**< \brief [15:0] Timeout Counter - TOC (rwh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_TOCV_Bits;

/** \brief Timestamp Counter Configuration ${i} */
typedef struct _Ifx_CAN_N_TSCC_Bits
{
    Ifx_UReg_32Bit TSS:2;             /**< \brief [1:0] Time segment before sample point - TSS (rw) */
    Ifx_UReg_32Bit reserved_2:14;     /**< \brief [15:2] \internal Reserved */
    Ifx_UReg_32Bit TCP:4;             /**< \brief [19:16] Timestamp Counter Prescaler - TCP (rw) */
    Ifx_UReg_32Bit reserved_20:12;    /**< \brief [31:20] \internal Reserved */
} Ifx_CAN_N_TSCC_Bits;

/** \brief Timestamp Counter Value ${i} */
typedef struct _Ifx_CAN_N_TSCV_Bits
{
    Ifx_UReg_32Bit TSC:16;            /**< \brief [15:0] Timestamp Counter - TSC (rwh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_TSCV_Bits;

/** \brief Time Trigger Control Register */
typedef struct _Ifx_CAN_N_TTCR_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit ETESEL:2;          /**< \brief [3:2] External Trigger Event Selection - ETESEL (rw) */
    Ifx_UReg_32Bit ETSSEL:3;          /**< \brief [6:4] External Trigger Source Selection - ETSSEL (rw) */
    Ifx_UReg_32Bit reserved_7:2;      /**< \brief [8:7] \internal Reserved */
    Ifx_UReg_32Bit TTCTSS:3;          /**< \brief [11:9] TTCapture Time Trigger Source Select - TTCTSS (rw) */
    Ifx_UReg_32Bit reserved_12:20;    /**< \brief [31:12] \internal Reserved */
} Ifx_CAN_N_TTCR_Bits;

/** \brief TT Capture Time ${i} */
typedef struct _Ifx_CAN_N_TT_CPT_Bits
{
    Ifx_UReg_32Bit CCV:6;             /**< \brief [5:0] Cycle Count Value - CCV (rh) */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit SWV:16;            /**< \brief [31:16] Stop Watch Value - SWV (rh) */
} Ifx_CAN_N_TT_CPT_Bits;

/** \brief TT Cycle Sync Mark ${i} */
typedef struct _Ifx_CAN_N_TT_CSM_Bits
{
    Ifx_UReg_32Bit CSM:16;            /**< \brief [15:0] Cycle Sync Mark - CSM (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_TT_CSM_Bits;

/** \brief TT Cycle Time & Count ${i} */
typedef struct _Ifx_CAN_N_TT_CTC_Bits
{
    Ifx_UReg_32Bit CT:16;             /**< \brief [15:0] Cycle Time - CT (rh) */
    Ifx_UReg_32Bit CC:6;              /**< \brief [21:16] Cycle Count - CC (rh) */
    Ifx_UReg_32Bit reserved_22:10;    /**< \brief [31:22] \internal Reserved */
} Ifx_CAN_N_TT_CTC_Bits;

/** \brief TT Global Time Preset ${i} */
typedef struct _Ifx_CAN_N_TT_GTP_Bits
{
    Ifx_UReg_32Bit TP:16;             /**< \brief [15:0] Time Preset - TP (rwh) */
    Ifx_UReg_32Bit CTP:16;            /**< \brief [31:16] Cycle Time Target Phase - CTP (rwh) */
} Ifx_CAN_N_TT_GTP_Bits;

/** \brief TT Interrupt Enable ${i} */
typedef struct _Ifx_CAN_N_TT_IE_Bits
{
    Ifx_UReg_32Bit SBCE:1;            /**< \brief [0:0] Start of Basic Cycle Interrupt Enable - SBCE (rw) */
    Ifx_UReg_32Bit SMCE:1;            /**< \brief [1:1] Start of Matrix Cycle Interrupt Enable - SMCE (rw) */
    Ifx_UReg_32Bit CSME:1;            /**< \brief [2:2] Change of Synchronization Mode Interrupt Enable - CSME (rw) */
    Ifx_UReg_32Bit SOGE:1;            /**< \brief [3:3] Start of Gap Interrupt Enable - SOGE (rw) */
    Ifx_UReg_32Bit RTMIE:1;           /**< \brief [4:4] Register Time Mark Interrupt Enable - RTMIE (rw) */
    Ifx_UReg_32Bit TTMIE:1;           /**< \brief [5:5] Trigger Time Mark Event Internal Interrupt Enable - TTMIE (rw) */
    Ifx_UReg_32Bit SWEE:1;            /**< \brief [6:6] Stop Watch Polarity Interrupt Enable - SWEE (rw) */
    Ifx_UReg_32Bit GTWE:1;            /**< \brief [7:7] Global Time Wrap Interrupt Enable - GTWE (rw) */
    Ifx_UReg_32Bit GTDE:1;            /**< \brief [8:8] Global Time Discontinuity Interrupt Enable - GTDE (rw) */
    Ifx_UReg_32Bit GTEE:1;            /**< \brief [9:9] Global Time Error Interrupt Enable - GTEE (rw) */
    Ifx_UReg_32Bit TXUE:1;            /**< \brief [10:10] Tx Count Underflow Interrupt Enable - TXUE (rw) */
    Ifx_UReg_32Bit TXOE:1;            /**< \brief [11:11] Tx Count Overflow Interrupt Enable - TXOE (rw) */
    Ifx_UReg_32Bit SE1E:1;            /**< \brief [12:12] Scheduling Error 1 Interrupt Enable - SE1E (rw) */
    Ifx_UReg_32Bit SE2E:1;            /**< \brief [13:13] Scheduling Error 2 Interrupt Enable - SE2E (rw) */
    Ifx_UReg_32Bit ELCE:1;            /**< \brief [14:14] Change Error Level Interrupt Enable - ELCE (rw) */
    Ifx_UReg_32Bit IWTE:1;            /**< \brief [15:15] Initialization Watch Trigger Interrupt Enable - IWTE (rw) */
    Ifx_UReg_32Bit WTE:1;             /**< \brief [16:16] Watch Trigger Interrupt Enable - WTE (rw) */
    Ifx_UReg_32Bit AWE:1;             /**< \brief [17:17] Application Watchdog Interrupt Enable - AWE (rw) */
    Ifx_UReg_32Bit CERE:1;            /**< \brief [18:18] Configuration Error Interrupt Enable - CERE (rw) */
    Ifx_UReg_32Bit reserved_19:13;    /**< \brief [31:19] \internal Reserved */
} Ifx_CAN_N_TT_IE_Bits;

/** \brief TT Interrupt Register ${i} */
typedef struct _Ifx_CAN_N_TT_IR_Bits
{
    Ifx_UReg_32Bit SBC:1;             /**< \brief [0:0] Start of Basic Cycle - SBC (rwh) */
    Ifx_UReg_32Bit SMC:1;             /**< \brief [1:1] Start of Matrix Cycle - SMC (rwh) */
    Ifx_UReg_32Bit CSM:1;             /**< \brief [2:2] Change of Synchronization Mode - CSM (rwh) */
    Ifx_UReg_32Bit SOG:1;             /**< \brief [3:3] Start of Gap - SOG (rwh) */
    Ifx_UReg_32Bit RTMI:1;            /**< \brief [4:4] Register Time Mark Interrupt - RTMI (rwh) */
    Ifx_UReg_32Bit TTMI:1;            /**< \brief [5:5] Trigger Time Mark Event Internal - TTMI (rwh) */
    Ifx_UReg_32Bit SWE:1;             /**< \brief [6:6] Stop Watch Polarity - SWE (rwh) */
    Ifx_UReg_32Bit GTW:1;             /**< \brief [7:7] Global Time Wrap - GTW (rwh) */
    Ifx_UReg_32Bit GTD:1;             /**< \brief [8:8] Global Time Discontinuity - GTD (rwh) */
    Ifx_UReg_32Bit GTE:1;             /**< \brief [9:9] Global Time Error - GTE (rwh) */
    Ifx_UReg_32Bit TXU:1;             /**< \brief [10:10] Tx Count Underflow - TXU (rwh) */
    Ifx_UReg_32Bit TXO:1;             /**< \brief [11:11] Tx Count Overflow - TXO (rwh) */
    Ifx_UReg_32Bit SE1:1;             /**< \brief [12:12] Scheduling Error 1 - SE1 (rwh) */
    Ifx_UReg_32Bit SE2:1;             /**< \brief [13:13] Scheduling Error 2 - SE2 (rwh) */
    Ifx_UReg_32Bit ELC:1;             /**< \brief [14:14] Error Level Changed - ELC (rwh) */
    Ifx_UReg_32Bit IWT:1;             /**< \brief [15:15] Initialization Watch Trigger - IWT (rwh) */
    Ifx_UReg_32Bit WT:1;              /**< \brief [16:16] Watch Trigger - WT (rwh) */
    Ifx_UReg_32Bit AW:1;              /**< \brief [17:17] Application Watchdog - AW (rwh) */
    Ifx_UReg_32Bit CER:1;             /**< \brief [18:18] Configuration Error - CER (rwh) */
    Ifx_UReg_32Bit reserved_19:13;    /**< \brief [31:19] \internal Reserved */
} Ifx_CAN_N_TT_IR_Bits;

/** \brief TT Local & Global Time ${i} */
typedef struct _Ifx_CAN_N_TT_LGT_Bits
{
    Ifx_UReg_32Bit LT:16;             /**< \brief [15:0] Local Time - LT (rh) */
    Ifx_UReg_32Bit GT:16;             /**< \brief [31:16] Global Time - GT (rh) */
} Ifx_CAN_N_TT_LGT_Bits;

/** \brief TT Matrix Limits ${i} */
typedef struct _Ifx_CAN_N_TT_MLM_Bits
{
    Ifx_UReg_32Bit CCM:6;             /**< \brief [5:0] Cycle Count Max - CCM (rw) */
    Ifx_UReg_32Bit CSS:2;             /**< \brief [7:6] Cycle Start Synchronization - CSS (rw) */
    Ifx_UReg_32Bit TXEW:4;            /**< \brief [11:8] Tx Enable Window - TXEW (rw) */
    Ifx_UReg_32Bit reserved_12:4;     /**< \brief [15:12] \internal Reserved */
    Ifx_UReg_32Bit ENTT:12;           /**< \brief [27:16] Expected Number of Tx Triggers - ENTT (rw) */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_CAN_N_TT_MLM_Bits;

/** \brief TT Operation Configuration ${i} */
typedef struct _Ifx_CAN_N_TT_OCF_Bits
{
    Ifx_UReg_32Bit OM:2;              /**< \brief [1:0] Operation Mode - OM (rw) */
    Ifx_UReg_32Bit reserved_2:1;      /**< \brief [2:2] \internal Reserved */
    Ifx_UReg_32Bit GEN:1;             /**< \brief [3:3] Gap Enable - GEN (rw) */
    Ifx_UReg_32Bit TM:1;              /**< \brief [4:4] Time Master - TM (rw) */
    Ifx_UReg_32Bit LDSDL:3;           /**< \brief [7:5] LD of Synchronization Deviation Limit - LDSDL (rw) */
    Ifx_UReg_32Bit IRTO:7;            /**< \brief [14:8] Initial Reference Trigger Offset - IRTO (rw) */
    Ifx_UReg_32Bit EECS:1;            /**< \brief [15:15] Enable External Clock Synchronization - EECS (rw) */
    Ifx_UReg_32Bit AWL:8;             /**< \brief [23:16] Application Watchdog Limit - AWL (rw) */
    Ifx_UReg_32Bit EGTF:1;            /**< \brief [24:24] Enable Global Time Filtering - EGTF (rw) */
    Ifx_UReg_32Bit ECC:1;             /**< \brief [25:25] Enable Clock Calibration - ECC (rw) */
    Ifx_UReg_32Bit EVTP:1;            /**< \brief [26:26] Event Trigger Polarity - EVTP (rw) */
    Ifx_UReg_32Bit reserved_27:5;     /**< \brief [31:27] \internal Reserved */
} Ifx_CAN_N_TT_OCF_Bits;

/** \brief TT Operation Control ${i} */
typedef struct _Ifx_CAN_N_TT_OCN_Bits
{
    Ifx_UReg_32Bit SGT:1;             /**< \brief [0:0] Set Global time - SGT (rwh) */
    Ifx_UReg_32Bit ECS:1;             /**< \brief [1:1] External Clock Synchronization - ECS (rwh) */
    Ifx_UReg_32Bit SWP:1;             /**< \brief [2:2] Stop Watch Polarity - SWP (rw) */
    Ifx_UReg_32Bit SWS:2;             /**< \brief [4:3] Stop Watch Source - SWS (rw) */
    Ifx_UReg_32Bit RTIE:1;            /**< \brief [5:5] Register Time Mark Interrupt Pulse Enable - RTIE (rw) */
    Ifx_UReg_32Bit TMC:2;             /**< \brief [7:6] Register Time Mark Compare - TMC (rw) */
    Ifx_UReg_32Bit TTIE:1;            /**< \brief [8:8] Trigger Time Mark Interrupt Pulse Enable - TTIE (rw) */
    Ifx_UReg_32Bit GCS:1;             /**< \brief [9:9] Gap Control Select - GCS (rw) */
    Ifx_UReg_32Bit FGP:1;             /**< \brief [10:10] Finish Gap - FGP (rwh) */
    Ifx_UReg_32Bit TMG:1;             /**< \brief [11:11] Time Mark Gap - TMG (rw) */
    Ifx_UReg_32Bit NIG:1;             /**< \brief [12:12] Next is Gap - NIG (rwh) */
    Ifx_UReg_32Bit ESCN:1;            /**< \brief [13:13] External Synchronization Control - ESCN (rw) */
    Ifx_UReg_32Bit reserved_14:1;     /**< \brief [14:14] \internal Reserved */
    Ifx_UReg_32Bit LCKC:1;            /**< \brief [15:15] TT Operation Control Register Locked - LCKC (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_CAN_N_TT_OCN_Bits;

/** \brief TT Operation Status ${i} */
typedef struct _Ifx_CAN_N_TT_OST_Bits
{
    Ifx_UReg_32Bit EL:2;              /**< \brief [1:0] Error Level - EL (rh) */
    Ifx_UReg_32Bit MS:2;              /**< \brief [3:2] Master State - MS (rh) */
    Ifx_UReg_32Bit SYS:2;             /**< \brief [5:4] Synchronization State - SYS (rh) */
    Ifx_UReg_32Bit QGTP:1;            /**< \brief [6:6] Quality of Global Time Phase - QGTP (rh) */
    Ifx_UReg_32Bit QCS:1;             /**< \brief [7:7] Quality of Clock Speed - QCS (rh) */
    Ifx_UReg_32Bit RTO:8;             /**< \brief [15:8] Reference Trigger Offset - RTO (rh) */
    Ifx_UReg_32Bit reserved_16:6;     /**< \brief [21:16] \internal Reserved */
    Ifx_UReg_32Bit WGTD:1;            /**< \brief [22:22] Wait for Global Time Discontinuity - WGTD (rh) */
    Ifx_UReg_32Bit GFI:1;             /**< \brief [23:23] Gap Finished Indicator - GFI (rh) */
    Ifx_UReg_32Bit TMP:3;             /**< \brief [26:24] Time Master Priority - TMP (rh) */
    Ifx_UReg_32Bit GSI:1;             /**< \brief [27:27] Gap Started Indicator - GSI (rh) */
    Ifx_UReg_32Bit WFE:1;             /**< \brief [28:28] Wait for Event - WFE (rh) */
    Ifx_UReg_32Bit AWE:1;             /**< \brief [29:29] Application Watchdog Event - AWE (rh) */
    Ifx_UReg_32Bit WECS:1;            /**< \brief [30:30] Wait for External Clock Synchronization - WECS (rh) */
    Ifx_UReg_32Bit SPL:1;             /**< \brief [31:31] Schedule Phase Lock - SPL (rh) */
} Ifx_CAN_N_TT_OST_Bits;

/** \brief TT Reference Message Configuration ${i} */
typedef struct _Ifx_CAN_N_TT_RMC_Bits
{
    Ifx_UReg_32Bit RID:29;            /**< \brief [28:0] Reference Identifier - RID (rw) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit XTD:1;             /**< \brief [30:30] Extended Identifier - XTD (rw) */
    Ifx_UReg_32Bit RMPS:1;            /**< \brief [31:31] Reference Message Payload Select - RMPS (rw) */
} Ifx_CAN_N_TT_RMC_Bits;

/** \brief TT Trigger Memory Configuration ${i} */
typedef struct _Ifx_CAN_N_TT_TMC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit TMSA:14;           /**< \brief [15:2] Trigger Memory Start Address - TMSA (rw) */
    Ifx_UReg_32Bit TME:7;             /**< \brief [22:16] Trigger Memory Elements - TME (rw) */
    Ifx_UReg_32Bit reserved_23:9;     /**< \brief [31:23] \internal Reserved */
} Ifx_CAN_N_TT_TMC_Bits;

/** \brief TT Time Mark ${i} */
typedef struct _Ifx_CAN_N_TT_TMK_Bits
{
    Ifx_UReg_32Bit TM:16;             /**< \brief [15:0] Time Mark - TM (rw) */
    Ifx_UReg_32Bit TICC:7;            /**< \brief [22:16] Time Mark Cycle Code - TICC (rw) */
    Ifx_UReg_32Bit reserved_23:8;     /**< \brief [30:23] \internal Reserved */
    Ifx_UReg_32Bit LCKM:1;            /**< \brief [31:31] TT Time Mark Register Locked - LCKM (rh) */
} Ifx_CAN_N_TT_TMK_Bits;

/** \brief TUR Configuration ${i} */
typedef struct _Ifx_CAN_N_TT_TURCF_Bits
{
    Ifx_UReg_32Bit NCL:16;            /**< \brief [15:0] Numerator Configuration Low - NCL (rw) */
    Ifx_UReg_32Bit DC:14;             /**< \brief [29:16] Denominator Configuration - DC (rw) */
    Ifx_UReg_32Bit reserved_30:1;     /**< \brief [30:30] \internal Reserved */
    Ifx_UReg_32Bit ELT:1;             /**< \brief [31:31] Enable Local Time - ELT (rw) */
} Ifx_CAN_N_TT_TURCF_Bits;

/** \brief TUR Numerator Actual ${i} */
typedef struct _Ifx_CAN_N_TT_TURNA_Bits
{
    Ifx_UReg_32Bit NAV:18;            /**< \brief [17:0] Numerator Actual Value - NAV (rh) */
    Ifx_UReg_32Bit reserved_18:14;    /**< \brief [31:18] \internal Reserved */
} Ifx_CAN_N_TT_TURNA_Bits;

/** \brief Tx Buffer Add Request ${i} */
typedef struct _Ifx_CAN_N_TX_BAR_Bits
{
    Ifx_UReg_32Bit AR0:1;             /**< \brief [0:0] Add Request Tx Buffer 0 - AR (rwh) */
    Ifx_UReg_32Bit AR1:1;             /**< \brief [1:1] Add Request Tx Buffer 1 - AR (rwh) */
    Ifx_UReg_32Bit AR2:1;             /**< \brief [2:2] Add Request Tx Buffer 2 - AR (rwh) */
    Ifx_UReg_32Bit AR3:1;             /**< \brief [3:3] Add Request Tx Buffer 3 - AR (rwh) */
    Ifx_UReg_32Bit AR4:1;             /**< \brief [4:4] Add Request Tx Buffer 4 - AR (rwh) */
    Ifx_UReg_32Bit AR5:1;             /**< \brief [5:5] Add Request Tx Buffer 5 - AR (rwh) */
    Ifx_UReg_32Bit AR6:1;             /**< \brief [6:6] Add Request Tx Buffer 6 - AR (rwh) */
    Ifx_UReg_32Bit AR7:1;             /**< \brief [7:7] Add Request Tx Buffer 7 - AR (rwh) */
    Ifx_UReg_32Bit AR8:1;             /**< \brief [8:8] Add Request Tx Buffer 8 - AR (rwh) */
    Ifx_UReg_32Bit AR9:1;             /**< \brief [9:9] Add Request Tx Buffer 9 - AR (rwh) */
    Ifx_UReg_32Bit AR10:1;            /**< \brief [10:10] Add Request Tx Buffer 10 - AR (rwh) */
    Ifx_UReg_32Bit AR11:1;            /**< \brief [11:11] Add Request Tx Buffer 11 - AR (rwh) */
    Ifx_UReg_32Bit AR12:1;            /**< \brief [12:12] Add Request Tx Buffer 12 - AR (rwh) */
    Ifx_UReg_32Bit AR13:1;            /**< \brief [13:13] Add Request Tx Buffer 13 - AR (rwh) */
    Ifx_UReg_32Bit AR14:1;            /**< \brief [14:14] Add Request Tx Buffer 14 - AR (rwh) */
    Ifx_UReg_32Bit AR15:1;            /**< \brief [15:15] Add Request Tx Buffer 15 - AR (rwh) */
    Ifx_UReg_32Bit AR16:1;            /**< \brief [16:16] Add Request Tx Buffer 16 - AR (rwh) */
    Ifx_UReg_32Bit AR17:1;            /**< \brief [17:17] Add Request Tx Buffer 17 - AR (rwh) */
    Ifx_UReg_32Bit AR18:1;            /**< \brief [18:18] Add Request Tx Buffer 18 - AR (rwh) */
    Ifx_UReg_32Bit AR19:1;            /**< \brief [19:19] Add Request Tx Buffer 19 - AR (rwh) */
    Ifx_UReg_32Bit AR20:1;            /**< \brief [20:20] Add Request Tx Buffer 20 - AR (rwh) */
    Ifx_UReg_32Bit AR21:1;            /**< \brief [21:21] Add Request Tx Buffer 21 - AR (rwh) */
    Ifx_UReg_32Bit AR22:1;            /**< \brief [22:22] Add Request Tx Buffer 22 - AR (rwh) */
    Ifx_UReg_32Bit AR23:1;            /**< \brief [23:23] Add Request Tx Buffer 23 - AR (rwh) */
    Ifx_UReg_32Bit AR24:1;            /**< \brief [24:24] Add Request Tx Buffer 24 - AR (rwh) */
    Ifx_UReg_32Bit AR25:1;            /**< \brief [25:25] Add Request Tx Buffer 25 - AR (rwh) */
    Ifx_UReg_32Bit AR26:1;            /**< \brief [26:26] Add Request Tx Buffer 26 - AR (rwh) */
    Ifx_UReg_32Bit AR27:1;            /**< \brief [27:27] Add Request Tx Buffer 27 - AR (rwh) */
    Ifx_UReg_32Bit AR28:1;            /**< \brief [28:28] Add Request Tx Buffer 28 - AR (rwh) */
    Ifx_UReg_32Bit AR29:1;            /**< \brief [29:29] Add Request Tx Buffer 29 - AR (rwh) */
    Ifx_UReg_32Bit AR30:1;            /**< \brief [30:30] Add Request Tx Buffer 30 - AR (rwh) */
    Ifx_UReg_32Bit AR31:1;            /**< \brief [31:31] Add Request Tx Buffer 31 - AR (rwh) */
} Ifx_CAN_N_TX_BAR_Bits;

/** \brief Tx Buffer Configuration ${i} */
typedef struct _Ifx_CAN_N_TX_BC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit TBSA:14;           /**< \brief [15:2] Tx Buffers Start Address - TBSA (rw) */
    Ifx_UReg_32Bit NDTB:6;            /**< \brief [21:16] Number of Dedicated Transmit Buffers - NDTB (rw) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit TFQS:6;            /**< \brief [29:24] Transmit FIFO/Queue Size - TFQS (rw) */
    Ifx_UReg_32Bit TFQM:1;            /**< \brief [30:30] Tx FIFO/Queue Mode - TFQM (rw) */
    Ifx_UReg_32Bit reserved_31:1;     /**< \brief [31:31] \internal Reserved */
} Ifx_CAN_N_TX_BC_Bits;

/** \brief Tx Buffer Cancellation Finished ${i} */
typedef struct _Ifx_CAN_N_TX_BCF_Bits
{
    Ifx_UReg_32Bit CF0:1;             /**< \brief [0:0] Cancellation Finished Tx Buffer 0 - CF (rh) */
    Ifx_UReg_32Bit CF1:1;             /**< \brief [1:1] Cancellation Finished Tx Buffer 1 - CF (rh) */
    Ifx_UReg_32Bit CF2:1;             /**< \brief [2:2] Cancellation Finished Tx Buffer 2 - CF (rh) */
    Ifx_UReg_32Bit CF3:1;             /**< \brief [3:3] Cancellation Finished Tx Buffer 3 - CF (rh) */
    Ifx_UReg_32Bit CF4:1;             /**< \brief [4:4] Cancellation Finished Tx Buffer 4 - CF (rh) */
    Ifx_UReg_32Bit CF5:1;             /**< \brief [5:5] Cancellation Finished Tx Buffer 5 - CF (rh) */
    Ifx_UReg_32Bit CF6:1;             /**< \brief [6:6] Cancellation Finished Tx Buffer 6 - CF (rh) */
    Ifx_UReg_32Bit CF7:1;             /**< \brief [7:7] Cancellation Finished Tx Buffer 7 - CF (rh) */
    Ifx_UReg_32Bit CF8:1;             /**< \brief [8:8] Cancellation Finished Tx Buffer 8 - CF (rh) */
    Ifx_UReg_32Bit CF9:1;             /**< \brief [9:9] Cancellation Finished Tx Buffer 9 - CF (rh) */
    Ifx_UReg_32Bit CF10:1;            /**< \brief [10:10] Cancellation Finished Tx Buffer 10 - CF (rh) */
    Ifx_UReg_32Bit CF11:1;            /**< \brief [11:11] Cancellation Finished Tx Buffer 11 - CF (rh) */
    Ifx_UReg_32Bit CF12:1;            /**< \brief [12:12] Cancellation Finished Tx Buffer 12 - CF (rh) */
    Ifx_UReg_32Bit CF13:1;            /**< \brief [13:13] Cancellation Finished Tx Buffer 13 - CF (rh) */
    Ifx_UReg_32Bit CF14:1;            /**< \brief [14:14] Cancellation Finished Tx Buffer 14 - CF (rh) */
    Ifx_UReg_32Bit CF15:1;            /**< \brief [15:15] Cancellation Finished Tx Buffer 15 - CF (rh) */
    Ifx_UReg_32Bit CF16:1;            /**< \brief [16:16] Cancellation Finished Tx Buffer 16 - CF (rh) */
    Ifx_UReg_32Bit CF17:1;            /**< \brief [17:17] Cancellation Finished Tx Buffer 17 - CF (rh) */
    Ifx_UReg_32Bit CF18:1;            /**< \brief [18:18] Cancellation Finished Tx Buffer 18 - CF (rh) */
    Ifx_UReg_32Bit CF19:1;            /**< \brief [19:19] Cancellation Finished Tx Buffer 19 - CF (rh) */
    Ifx_UReg_32Bit CF20:1;            /**< \brief [20:20] Cancellation Finished Tx Buffer 20 - CF (rh) */
    Ifx_UReg_32Bit CF21:1;            /**< \brief [21:21] Cancellation Finished Tx Buffer 21 - CF (rh) */
    Ifx_UReg_32Bit CF22:1;            /**< \brief [22:22] Cancellation Finished Tx Buffer 22 - CF (rh) */
    Ifx_UReg_32Bit CF23:1;            /**< \brief [23:23] Cancellation Finished Tx Buffer 23 - CF (rh) */
    Ifx_UReg_32Bit CF24:1;            /**< \brief [24:24] Cancellation Finished Tx Buffer 24 - CF (rh) */
    Ifx_UReg_32Bit CF25:1;            /**< \brief [25:25] Cancellation Finished Tx Buffer 25 - CF (rh) */
    Ifx_UReg_32Bit CF26:1;            /**< \brief [26:26] Cancellation Finished Tx Buffer 26 - CF (rh) */
    Ifx_UReg_32Bit CF27:1;            /**< \brief [27:27] Cancellation Finished Tx Buffer 27 - CF (rh) */
    Ifx_UReg_32Bit CF28:1;            /**< \brief [28:28] Cancellation Finished Tx Buffer 28 - CF (rh) */
    Ifx_UReg_32Bit CF29:1;            /**< \brief [29:29] Cancellation Finished Tx Buffer 29 - CF (rh) */
    Ifx_UReg_32Bit CF30:1;            /**< \brief [30:30] Cancellation Finished Tx Buffer 30 - CF (rh) */
    Ifx_UReg_32Bit CF31:1;            /**< \brief [31:31] Cancellation Finished Tx Buffer 31 - CF (rh) */
} Ifx_CAN_N_TX_BCF_Bits;

/** \brief Tx Buffer Cancellation Finished Interrupt Enable ${i} */
typedef struct _Ifx_CAN_N_TX_BCIE_Bits
{
    Ifx_UReg_32Bit CFIE0:1;           /**< \brief [0:0] Cancellation Finished Interrupt Enable Tx Buffer 0 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE1:1;           /**< \brief [1:1] Cancellation Finished Interrupt Enable Tx Buffer 1 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE2:1;           /**< \brief [2:2] Cancellation Finished Interrupt Enable Tx Buffer 2 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE3:1;           /**< \brief [3:3] Cancellation Finished Interrupt Enable Tx Buffer 3 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE4:1;           /**< \brief [4:4] Cancellation Finished Interrupt Enable Tx Buffer 4 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE5:1;           /**< \brief [5:5] Cancellation Finished Interrupt Enable Tx Buffer 5 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE6:1;           /**< \brief [6:6] Cancellation Finished Interrupt Enable Tx Buffer 6 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE7:1;           /**< \brief [7:7] Cancellation Finished Interrupt Enable Tx Buffer 7 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE8:1;           /**< \brief [8:8] Cancellation Finished Interrupt Enable Tx Buffer 8 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE9:1;           /**< \brief [9:9] Cancellation Finished Interrupt Enable Tx Buffer 9 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE10:1;          /**< \brief [10:10] Cancellation Finished Interrupt Enable Tx Buffer 10 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE11:1;          /**< \brief [11:11] Cancellation Finished Interrupt Enable Tx Buffer 11 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE12:1;          /**< \brief [12:12] Cancellation Finished Interrupt Enable Tx Buffer 12 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE13:1;          /**< \brief [13:13] Cancellation Finished Interrupt Enable Tx Buffer 13 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE14:1;          /**< \brief [14:14] Cancellation Finished Interrupt Enable Tx Buffer 14 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE15:1;          /**< \brief [15:15] Cancellation Finished Interrupt Enable Tx Buffer 15 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE16:1;          /**< \brief [16:16] Cancellation Finished Interrupt Enable Tx Buffer 16 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE17:1;          /**< \brief [17:17] Cancellation Finished Interrupt Enable Tx Buffer 17 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE18:1;          /**< \brief [18:18] Cancellation Finished Interrupt Enable Tx Buffer 18 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE19:1;          /**< \brief [19:19] Cancellation Finished Interrupt Enable Tx Buffer 19 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE20:1;          /**< \brief [20:20] Cancellation Finished Interrupt Enable Tx Buffer 20 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE21:1;          /**< \brief [21:21] Cancellation Finished Interrupt Enable Tx Buffer 21 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE22:1;          /**< \brief [22:22] Cancellation Finished Interrupt Enable Tx Buffer 22 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE23:1;          /**< \brief [23:23] Cancellation Finished Interrupt Enable Tx Buffer 23 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE24:1;          /**< \brief [24:24] Cancellation Finished Interrupt Enable Tx Buffer 24 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE25:1;          /**< \brief [25:25] Cancellation Finished Interrupt Enable Tx Buffer 25 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE26:1;          /**< \brief [26:26] Cancellation Finished Interrupt Enable Tx Buffer 26 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE27:1;          /**< \brief [27:27] Cancellation Finished Interrupt Enable Tx Buffer 27 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE28:1;          /**< \brief [28:28] Cancellation Finished Interrupt Enable Tx Buffer 28 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE29:1;          /**< \brief [29:29] Cancellation Finished Interrupt Enable Tx Buffer 29 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE30:1;          /**< \brief [30:30] Cancellation Finished Interrupt Enable Tx Buffer 30 - CFIE (rw) */
    Ifx_UReg_32Bit CFIE31:1;          /**< \brief [31:31] Cancellation Finished Interrupt Enable Tx Buffer 31 - CFIE (rw) */
} Ifx_CAN_N_TX_BCIE_Bits;

/** \brief Tx Buffer Cancellation Request ${i} */
typedef struct _Ifx_CAN_N_TX_BCR_Bits
{
    Ifx_UReg_32Bit CR0:1;             /**< \brief [0:0] Cancellation Request Tx Buffer 0 - CR (rwh) */
    Ifx_UReg_32Bit CR1:1;             /**< \brief [1:1] Cancellation Request Tx Buffer 1 - CR (rwh) */
    Ifx_UReg_32Bit CR2:1;             /**< \brief [2:2] Cancellation Request Tx Buffer 2 - CR (rwh) */
    Ifx_UReg_32Bit CR3:1;             /**< \brief [3:3] Cancellation Request Tx Buffer 3 - CR (rwh) */
    Ifx_UReg_32Bit CR4:1;             /**< \brief [4:4] Cancellation Request Tx Buffer 4 - CR (rwh) */
    Ifx_UReg_32Bit CR5:1;             /**< \brief [5:5] Cancellation Request Tx Buffer 5 - CR (rwh) */
    Ifx_UReg_32Bit CR6:1;             /**< \brief [6:6] Cancellation Request Tx Buffer 6 - CR (rwh) */
    Ifx_UReg_32Bit CR7:1;             /**< \brief [7:7] Cancellation Request Tx Buffer 7 - CR (rwh) */
    Ifx_UReg_32Bit CR8:1;             /**< \brief [8:8] Cancellation Request Tx Buffer 8 - CR (rwh) */
    Ifx_UReg_32Bit CR9:1;             /**< \brief [9:9] Cancellation Request Tx Buffer 9 - CR (rwh) */
    Ifx_UReg_32Bit CR10:1;            /**< \brief [10:10] Cancellation Request Tx Buffer 10 - CR (rwh) */
    Ifx_UReg_32Bit CR11:1;            /**< \brief [11:11] Cancellation Request Tx Buffer 11 - CR (rwh) */
    Ifx_UReg_32Bit CR12:1;            /**< \brief [12:12] Cancellation Request Tx Buffer 12 - CR (rwh) */
    Ifx_UReg_32Bit CR13:1;            /**< \brief [13:13] Cancellation Request Tx Buffer 13 - CR (rwh) */
    Ifx_UReg_32Bit CR14:1;            /**< \brief [14:14] Cancellation Request Tx Buffer 14 - CR (rwh) */
    Ifx_UReg_32Bit CR15:1;            /**< \brief [15:15] Cancellation Request Tx Buffer 15 - CR (rwh) */
    Ifx_UReg_32Bit CR16:1;            /**< \brief [16:16] Cancellation Request Tx Buffer 16 - CR (rwh) */
    Ifx_UReg_32Bit CR17:1;            /**< \brief [17:17] Cancellation Request Tx Buffer 17 - CR (rwh) */
    Ifx_UReg_32Bit CR18:1;            /**< \brief [18:18] Cancellation Request Tx Buffer 18 - CR (rwh) */
    Ifx_UReg_32Bit CR19:1;            /**< \brief [19:19] Cancellation Request Tx Buffer 19 - CR (rwh) */
    Ifx_UReg_32Bit CR20:1;            /**< \brief [20:20] Cancellation Request Tx Buffer 20 - CR (rwh) */
    Ifx_UReg_32Bit CR21:1;            /**< \brief [21:21] Cancellation Request Tx Buffer 21 - CR (rwh) */
    Ifx_UReg_32Bit CR22:1;            /**< \brief [22:22] Cancellation Request Tx Buffer 22 - CR (rwh) */
    Ifx_UReg_32Bit CR23:1;            /**< \brief [23:23] Cancellation Request Tx Buffer 23 - CR (rwh) */
    Ifx_UReg_32Bit CR24:1;            /**< \brief [24:24] Cancellation Request Tx Buffer 24 - CR (rwh) */
    Ifx_UReg_32Bit CR25:1;            /**< \brief [25:25] Cancellation Request Tx Buffer 25 - CR (rwh) */
    Ifx_UReg_32Bit CR26:1;            /**< \brief [26:26] Cancellation Request Tx Buffer 26 - CR (rwh) */
    Ifx_UReg_32Bit CR27:1;            /**< \brief [27:27] Cancellation Request Tx Buffer 27 - CR (rwh) */
    Ifx_UReg_32Bit CR28:1;            /**< \brief [28:28] Cancellation Request Tx Buffer 28 - CR (rwh) */
    Ifx_UReg_32Bit CR29:1;            /**< \brief [29:29] Cancellation Request Tx Buffer 29 - CR (rwh) */
    Ifx_UReg_32Bit CR30:1;            /**< \brief [30:30] Cancellation Request Tx Buffer 30 - CR (rwh) */
    Ifx_UReg_32Bit CR31:1;            /**< \brief [31:31] Cancellation Request Tx Buffer 31 - CR (rwh) */
} Ifx_CAN_N_TX_BCR_Bits;

/** \brief Tx Buffer Request Pending ${i} */
typedef struct _Ifx_CAN_N_TX_BRP_Bits
{
    Ifx_UReg_32Bit TRP0:1;            /**< \brief [0:0] Transmission Request Pending Tx  Buffer 0 - TRP (rh) */
    Ifx_UReg_32Bit TRP1:1;            /**< \brief [1:1] Transmission Request Pending Tx  Buffer 1 - TRP (rh) */
    Ifx_UReg_32Bit TRP2:1;            /**< \brief [2:2] Transmission Request Pending Tx  Buffer 2 - TRP (rh) */
    Ifx_UReg_32Bit TRP3:1;            /**< \brief [3:3] Transmission Request Pending Tx  Buffer 3 - TRP (rh) */
    Ifx_UReg_32Bit TRP4:1;            /**< \brief [4:4] Transmission Request Pending Tx  Buffer 4 - TRP (rh) */
    Ifx_UReg_32Bit TRP5:1;            /**< \brief [5:5] Transmission Request Pending Tx  Buffer 5 - TRP (rh) */
    Ifx_UReg_32Bit TRP6:1;            /**< \brief [6:6] Transmission Request Pending Tx  Buffer 6 - TRP (rh) */
    Ifx_UReg_32Bit TRP7:1;            /**< \brief [7:7] Transmission Request Pending Tx  Buffer 7 - TRP (rh) */
    Ifx_UReg_32Bit TRP8:1;            /**< \brief [8:8] Transmission Request Pending Tx  Buffer 8 - TRP (rh) */
    Ifx_UReg_32Bit TRP9:1;            /**< \brief [9:9] Transmission Request Pending Tx  Buffer 9 - TRP (rh) */
    Ifx_UReg_32Bit TRP10:1;           /**< \brief [10:10] Transmission Request Pending Tx  Buffer 10 - TRP (rh) */
    Ifx_UReg_32Bit TRP11:1;           /**< \brief [11:11] Transmission Request Pending Tx  Buffer 11 - TRP (rh) */
    Ifx_UReg_32Bit TRP12:1;           /**< \brief [12:12] Transmission Request Pending Tx  Buffer 12 - TRP (rh) */
    Ifx_UReg_32Bit TRP13:1;           /**< \brief [13:13] Transmission Request Pending Tx  Buffer 13 - TRP (rh) */
    Ifx_UReg_32Bit TRP14:1;           /**< \brief [14:14] Transmission Request Pending Tx  Buffer 14 - TRP (rh) */
    Ifx_UReg_32Bit TRP15:1;           /**< \brief [15:15] Transmission Request Pending Tx  Buffer 15 - TRP (rh) */
    Ifx_UReg_32Bit TRP16:1;           /**< \brief [16:16] Transmission Request Pending Tx  Buffer 16 - TRP (rh) */
    Ifx_UReg_32Bit TRP17:1;           /**< \brief [17:17] Transmission Request Pending Tx  Buffer 17 - TRP (rh) */
    Ifx_UReg_32Bit TRP18:1;           /**< \brief [18:18] Transmission Request Pending Tx  Buffer 18 - TRP (rh) */
    Ifx_UReg_32Bit TRP19:1;           /**< \brief [19:19] Transmission Request Pending Tx  Buffer 19 - TRP (rh) */
    Ifx_UReg_32Bit TRP20:1;           /**< \brief [20:20] Transmission Request Pending Tx  Buffer 20 - TRP (rh) */
    Ifx_UReg_32Bit TRP21:1;           /**< \brief [21:21] Transmission Request Pending Tx  Buffer 21 - TRP (rh) */
    Ifx_UReg_32Bit TRP22:1;           /**< \brief [22:22] Transmission Request Pending Tx  Buffer 22 - TRP (rh) */
    Ifx_UReg_32Bit TRP23:1;           /**< \brief [23:23] Transmission Request Pending Tx  Buffer 23 - TRP (rh) */
    Ifx_UReg_32Bit TRP24:1;           /**< \brief [24:24] Transmission Request Pending Tx  Buffer 24 - TRP (rh) */
    Ifx_UReg_32Bit TRP25:1;           /**< \brief [25:25] Transmission Request Pending Tx  Buffer 25 - TRP (rh) */
    Ifx_UReg_32Bit TRP26:1;           /**< \brief [26:26] Transmission Request Pending Tx  Buffer 26 - TRP (rh) */
    Ifx_UReg_32Bit TRP27:1;           /**< \brief [27:27] Transmission Request Pending Tx  Buffer 27 - TRP (rh) */
    Ifx_UReg_32Bit TRP28:1;           /**< \brief [28:28] Transmission Request Pending Tx  Buffer 28 - TRP (rh) */
    Ifx_UReg_32Bit TRP29:1;           /**< \brief [29:29] Transmission Request Pending Tx  Buffer 29 - TRP (rh) */
    Ifx_UReg_32Bit TRP30:1;           /**< \brief [30:30] Transmission Request Pending Tx  Buffer 30 - TRP (rh) */
    Ifx_UReg_32Bit TRP31:1;           /**< \brief [31:31] Transmission Request Pending Tx  Buffer 31 - TRP (rh) */
} Ifx_CAN_N_TX_BRP_Bits;

/** \brief Tx Buffer Transmission Interrupt Enable ${i} */
typedef struct _Ifx_CAN_N_TX_BTIE_Bits
{
    Ifx_UReg_32Bit TIE0:1;            /**< \brief [0:0] Transmission Interrupt Enable Tx Buffer 0 - TIE (rw) */
    Ifx_UReg_32Bit TIE1:1;            /**< \brief [1:1] Transmission Interrupt Enable Tx Buffer 1 - TIE (rw) */
    Ifx_UReg_32Bit TIE2:1;            /**< \brief [2:2] Transmission Interrupt Enable Tx Buffer 2 - TIE (rw) */
    Ifx_UReg_32Bit TIE3:1;            /**< \brief [3:3] Transmission Interrupt Enable Tx Buffer 3 - TIE (rw) */
    Ifx_UReg_32Bit TIE4:1;            /**< \brief [4:4] Transmission Interrupt Enable Tx Buffer 4 - TIE (rw) */
    Ifx_UReg_32Bit TIE5:1;            /**< \brief [5:5] Transmission Interrupt Enable Tx Buffer 5 - TIE (rw) */
    Ifx_UReg_32Bit TIE6:1;            /**< \brief [6:6] Transmission Interrupt Enable Tx Buffer 6 - TIE (rw) */
    Ifx_UReg_32Bit TIE7:1;            /**< \brief [7:7] Transmission Interrupt Enable Tx Buffer 7 - TIE (rw) */
    Ifx_UReg_32Bit TIE8:1;            /**< \brief [8:8] Transmission Interrupt Enable Tx Buffer 8 - TIE (rw) */
    Ifx_UReg_32Bit TIE9:1;            /**< \brief [9:9] Transmission Interrupt Enable Tx Buffer 9 - TIE (rw) */
    Ifx_UReg_32Bit TIE10:1;           /**< \brief [10:10] Transmission Interrupt Enable Tx Buffer 10 - TIE (rw) */
    Ifx_UReg_32Bit TIE11:1;           /**< \brief [11:11] Transmission Interrupt Enable Tx Buffer 11 - TIE (rw) */
    Ifx_UReg_32Bit TIE12:1;           /**< \brief [12:12] Transmission Interrupt Enable Tx Buffer 12 - TIE (rw) */
    Ifx_UReg_32Bit TIE13:1;           /**< \brief [13:13] Transmission Interrupt Enable Tx Buffer 13 - TIE (rw) */
    Ifx_UReg_32Bit TIE14:1;           /**< \brief [14:14] Transmission Interrupt Enable Tx Buffer 14 - TIE (rw) */
    Ifx_UReg_32Bit TIE15:1;           /**< \brief [15:15] Transmission Interrupt Enable Tx Buffer 15 - TIE (rw) */
    Ifx_UReg_32Bit TIE16:1;           /**< \brief [16:16] Transmission Interrupt Enable Tx Buffer 16 - TIE (rw) */
    Ifx_UReg_32Bit TIE17:1;           /**< \brief [17:17] Transmission Interrupt Enable Tx Buffer 17 - TIE (rw) */
    Ifx_UReg_32Bit TIE18:1;           /**< \brief [18:18] Transmission Interrupt Enable Tx Buffer 18 - TIE (rw) */
    Ifx_UReg_32Bit TIE19:1;           /**< \brief [19:19] Transmission Interrupt Enable Tx Buffer 19 - TIE (rw) */
    Ifx_UReg_32Bit TIE20:1;           /**< \brief [20:20] Transmission Interrupt Enable Tx Buffer 20 - TIE (rw) */
    Ifx_UReg_32Bit TIE21:1;           /**< \brief [21:21] Transmission Interrupt Enable Tx Buffer 21 - TIE (rw) */
    Ifx_UReg_32Bit TIE22:1;           /**< \brief [22:22] Transmission Interrupt Enable Tx Buffer 22 - TIE (rw) */
    Ifx_UReg_32Bit TIE23:1;           /**< \brief [23:23] Transmission Interrupt Enable Tx Buffer 23 - TIE (rw) */
    Ifx_UReg_32Bit TIE24:1;           /**< \brief [24:24] Transmission Interrupt Enable Tx Buffer 24 - TIE (rw) */
    Ifx_UReg_32Bit TIE25:1;           /**< \brief [25:25] Transmission Interrupt Enable Tx Buffer 25 - TIE (rw) */
    Ifx_UReg_32Bit TIE26:1;           /**< \brief [26:26] Transmission Interrupt Enable Tx Buffer 26 - TIE (rw) */
    Ifx_UReg_32Bit TIE27:1;           /**< \brief [27:27] Transmission Interrupt Enable Tx Buffer 27 - TIE (rw) */
    Ifx_UReg_32Bit TIE28:1;           /**< \brief [28:28] Transmission Interrupt Enable Tx Buffer 28 - TIE (rw) */
    Ifx_UReg_32Bit TIE29:1;           /**< \brief [29:29] Transmission Interrupt Enable Tx Buffer 29 - TIE (rw) */
    Ifx_UReg_32Bit TIE30:1;           /**< \brief [30:30] Transmission Interrupt Enable Tx Buffer 30 - TIE (rw) */
    Ifx_UReg_32Bit TIE31:1;           /**< \brief [31:31] Transmission Interrupt Enable Tx Buffer 31 - TIE (rw) */
} Ifx_CAN_N_TX_BTIE_Bits;

/** \brief Tx Buffer Transmission Occurred ${i} */
typedef struct _Ifx_CAN_N_TX_BTO_Bits
{
    Ifx_UReg_32Bit TO0:1;             /**< \brief [0:0] Transmission Occurred Tx Buffer 0 - TO (rh) */
    Ifx_UReg_32Bit TO1:1;             /**< \brief [1:1] Transmission Occurred Tx Buffer 1 - TO (rh) */
    Ifx_UReg_32Bit TO2:1;             /**< \brief [2:2] Transmission Occurred Tx Buffer 2 - TO (rh) */
    Ifx_UReg_32Bit TO3:1;             /**< \brief [3:3] Transmission Occurred Tx Buffer 3 - TO (rh) */
    Ifx_UReg_32Bit TO4:1;             /**< \brief [4:4] Transmission Occurred Tx Buffer 4 - TO (rh) */
    Ifx_UReg_32Bit TO5:1;             /**< \brief [5:5] Transmission Occurred Tx Buffer 5 - TO (rh) */
    Ifx_UReg_32Bit TO6:1;             /**< \brief [6:6] Transmission Occurred Tx Buffer 6 - TO (rh) */
    Ifx_UReg_32Bit TO7:1;             /**< \brief [7:7] Transmission Occurred Tx Buffer 7 - TO (rh) */
    Ifx_UReg_32Bit TO8:1;             /**< \brief [8:8] Transmission Occurred Tx Buffer 8 - TO (rh) */
    Ifx_UReg_32Bit TO9:1;             /**< \brief [9:9] Transmission Occurred Tx Buffer 9 - TO (rh) */
    Ifx_UReg_32Bit TO10:1;            /**< \brief [10:10] Transmission Occurred Tx Buffer 10 - TO (rh) */
    Ifx_UReg_32Bit TO11:1;            /**< \brief [11:11] Transmission Occurred Tx Buffer 11 - TO (rh) */
    Ifx_UReg_32Bit TO12:1;            /**< \brief [12:12] Transmission Occurred Tx Buffer 12 - TO (rh) */
    Ifx_UReg_32Bit TO13:1;            /**< \brief [13:13] Transmission Occurred Tx Buffer 13 - TO (rh) */
    Ifx_UReg_32Bit TO14:1;            /**< \brief [14:14] Transmission Occurred Tx Buffer 14 - TO (rh) */
    Ifx_UReg_32Bit TO15:1;            /**< \brief [15:15] Transmission Occurred Tx Buffer 15 - TO (rh) */
    Ifx_UReg_32Bit TO16:1;            /**< \brief [16:16] Transmission Occurred Tx Buffer 16 - TO (rh) */
    Ifx_UReg_32Bit TO17:1;            /**< \brief [17:17] Transmission Occurred Tx Buffer 17 - TO (rh) */
    Ifx_UReg_32Bit TO18:1;            /**< \brief [18:18] Transmission Occurred Tx Buffer 18 - TO (rh) */
    Ifx_UReg_32Bit TO19:1;            /**< \brief [19:19] Transmission Occurred Tx Buffer 19 - TO (rh) */
    Ifx_UReg_32Bit TO20:1;            /**< \brief [20:20] Transmission Occurred Tx Buffer 20 - TO (rh) */
    Ifx_UReg_32Bit TO21:1;            /**< \brief [21:21] Transmission Occurred Tx Buffer 21 - TO (rh) */
    Ifx_UReg_32Bit TO22:1;            /**< \brief [22:22] Transmission Occurred Tx Buffer 22 - TO (rh) */
    Ifx_UReg_32Bit TO23:1;            /**< \brief [23:23] Transmission Occurred Tx Buffer 23 - TO (rh) */
    Ifx_UReg_32Bit TO24:1;            /**< \brief [24:24] Transmission Occurred Tx Buffer 24 - TO (rh) */
    Ifx_UReg_32Bit TO25:1;            /**< \brief [25:25] Transmission Occurred Tx Buffer 25 - TO (rh) */
    Ifx_UReg_32Bit TO26:1;            /**< \brief [26:26] Transmission Occurred Tx Buffer 26 - TO (rh) */
    Ifx_UReg_32Bit TO27:1;            /**< \brief [27:27] Transmission Occurred Tx Buffer 27 - TO (rh) */
    Ifx_UReg_32Bit TO28:1;            /**< \brief [28:28] Transmission Occurred Tx Buffer 28 - TO (rh) */
    Ifx_UReg_32Bit TO29:1;            /**< \brief [29:29] Transmission Occurred Tx Buffer 29 - TO (rh) */
    Ifx_UReg_32Bit TO30:1;            /**< \brief [30:30] Transmission Occurred Tx Buffer 30 - TO (rh) */
    Ifx_UReg_32Bit TO31:1;            /**< \brief [31:31] Transmission Occurred Tx Buffer 31 - TO (rh) */
} Ifx_CAN_N_TX_BTO_Bits;

/** \brief Tx Event FIFO Acknowledge ${i} */
typedef struct _Ifx_CAN_N_TX_EFA_Bits
{
    Ifx_UReg_32Bit EFAI:5;            /**< \brief [4:0] Event FIFO Acknowledge Index - EFAI (rw) */
    Ifx_UReg_32Bit reserved_5:27;     /**< \brief [31:5] \internal Reserved */
} Ifx_CAN_N_TX_EFA_Bits;

/** \brief Tx Event FIFO Configuration ${i} */
typedef struct _Ifx_CAN_N_TX_EFC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit EFSA:14;           /**< \brief [15:2] Event FIFO Start Address - EFSA (rw) */
    Ifx_UReg_32Bit EFS:6;             /**< \brief [21:16] Event FIFO Size - EFS (rw) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit EFWM:6;            /**< \brief [29:24] Event FIFO Watermark - EFWM (rw) */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_N_TX_EFC_Bits;

/** \brief Tx Event FIFO Status ${i} */
typedef struct _Ifx_CAN_N_TX_EFS_Bits
{
    Ifx_UReg_32Bit EFFL:6;            /**< \brief [5:0] Event FIFO Fill Level - EFFL (rh) */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit EFGI:5;            /**< \brief [12:8] Event FIFO Get Index - EFGI (rh) */
    Ifx_UReg_32Bit reserved_13:3;     /**< \brief [15:13] \internal Reserved */
    Ifx_UReg_32Bit EFPI:5;            /**< \brief [20:16] Event FIFO Put Index - EFPI (rh) */
    Ifx_UReg_32Bit reserved_21:3;     /**< \brief [23:21] \internal Reserved */
    Ifx_UReg_32Bit EFF:1;             /**< \brief [24:24] Event FIFO Full - EFF (rh) */
    Ifx_UReg_32Bit TEFL:1;            /**< \brief [25:25] Tx Event FIFO Element Lost - TEFL (rh) */
    Ifx_UReg_32Bit reserved_26:6;     /**< \brief [31:26] \internal Reserved */
} Ifx_CAN_N_TX_EFS_Bits;

/** \brief Tx Buffer Element Size Configuration ${i} */
typedef struct _Ifx_CAN_N_TX_ESC_Bits
{
    Ifx_UReg_32Bit TBDS:3;            /**< \brief [2:0] Tx Buffer Data Field Size - TBDS (rw) */
    Ifx_UReg_32Bit reserved_3:29;     /**< \brief [31:3] \internal Reserved */
} Ifx_CAN_N_TX_ESC_Bits;

/** \brief Tx FIFO/Queue Status ${i} */
typedef struct _Ifx_CAN_N_TX_FQS_Bits
{
    Ifx_UReg_32Bit TFFL:6;            /**< \brief [5:0] Tx FIFO Free Level - TFFL (rh) */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit TFGI:5;            /**< \brief [12:8] Tx FIFO Get Index - TFGI (rh) */
    Ifx_UReg_32Bit reserved_13:3;     /**< \brief [15:13] \internal Reserved */
    Ifx_UReg_32Bit TFQPI:5;           /**< \brief [20:16] Tx FIFO/Queue Put Index - TFQPI (rh) */
    Ifx_UReg_32Bit TFQF:1;            /**< \brief [21:21] Tx FIFO/Queue Full - TFQF (rh) */
    Ifx_UReg_32Bit reserved_22:10;    /**< \brief [31:22] \internal Reserved */
} Ifx_CAN_N_TX_FQS_Bits;

/** \brief Extended ID AND Mask ${i} */
typedef struct _Ifx_CAN_N_XIDAM_Bits
{
    Ifx_UReg_32Bit EIDM:29;           /**< \brief [28:0] Extended ID Mask - EIDM (rw) */
    Ifx_UReg_32Bit reserved_29:3;     /**< \brief [31:29] \internal Reserved */
} Ifx_CAN_N_XIDAM_Bits;

/** \brief Extended ID Filter Configuration ${i} */
typedef struct _Ifx_CAN_N_XIDFC_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit FLESA:14;          /**< \brief [15:2] Filter List Extended Start Address - FLESA (rw) */
    Ifx_UReg_32Bit LSE:7;             /**< \brief [22:16] List Size Extended - LSE (rw) */
    Ifx_UReg_32Bit reserved_23:9;     /**< \brief [31:23] \internal Reserved */
} Ifx_CAN_N_XIDFC_Bits;

/** \brief OCDS Control and Status */
typedef struct _Ifx_CAN_OCS_Bits
{
    Ifx_UReg_32Bit TGS:2;             /**< \brief [1:0] Trigger Set for OTGB0/1 - TGS (rw) */
    Ifx_UReg_32Bit TGB:1;             /**< \brief [2:2] OTGB0/1 Bus Select - TGB (rw) */
    Ifx_UReg_32Bit TG_P:1;            /**< \brief [3:3] TGS, TGB Write Protection - TG_P (w) */
    Ifx_UReg_32Bit reserved_4:20;     /**< \brief [23:4] \internal Reserved */
    Ifx_UReg_32Bit SUS:4;             /**< \brief [27:24] OCDS Suspend Control - SUS (rw) */
    Ifx_UReg_32Bit SUS_P:1;           /**< \brief [28:28] SUS Write Protection - SUS_P (w) */
    Ifx_UReg_32Bit SUSSTA:1;          /**< \brief [29:29] Suspend State - SUSSTA (rh) */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_CAN_OCS_Bits;

/** \brief Register 0 */
typedef struct _Ifx_CAN_R0_Bits
{
    Ifx_UReg_32Bit ID:29;             /**< \brief [28:0] Identifier (rwh) */
    Ifx_UReg_32Bit RTR:1;             /**< \brief [29:29] Remote Transmission Request (rwh) */
    Ifx_UReg_32Bit XTD:1;             /**< \brief [30:30] Extended Identifier (rwh) */
    Ifx_UReg_32Bit ESI:1;             /**< \brief [31:31] Error State Indicator (rwh) */
} Ifx_CAN_R0_Bits;

/** \brief Register 1 */
typedef struct _Ifx_CAN_R1_Bits
{
    Ifx_UReg_32Bit RXTS:16;           /**< \brief [15:0] Rx Timestamp (rwh) */
    Ifx_UReg_32Bit DLC:4;             /**< \brief [19:16] Data Length Code (rwh) */
    Ifx_UReg_32Bit BRS:1;             /**< \brief [20:20] Bit Rate Switch (rwh) */
    Ifx_UReg_32Bit FDF:1;             /**< \brief [21:21] Frame Data Format (rwh) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit FIDX:7;            /**< \brief [30:24] Filter Index (rwh) */
    Ifx_UReg_32Bit ANMF:1;            /**< \brief [31:31] Accepted Non-matching Frame (rwh) */
} Ifx_CAN_R1_Bits;

/** \brief Standard Message 0 */
typedef struct _Ifx_CAN_STDMSG_S0_Bits
{
    Ifx_UReg_32Bit SFID2:11;          /**< \brief [10:0] Standard Filter ID 2 (rw) */
    Ifx_UReg_32Bit reserved_11:5;     /**< \brief [15:11] \internal Reserved */
    Ifx_UReg_32Bit SFID1:11;          /**< \brief [26:16] Standard Filter ID 1 (rw) */
    Ifx_UReg_32Bit SFEC:3;            /**< \brief [29:27] Standard Filter Element Configuration (rw) */
    Ifx_UReg_32Bit SFT:2;             /**< \brief [31:30] Standard Filter Type (rw) */
} Ifx_CAN_STDMSG_S0_Bits;

/** \brief Trigger Memory Element 0 */
typedef struct _Ifx_CAN_TRIGMSG_TM0_Bits
{
    Ifx_UReg_32Bit TYPE:4;            /**< \brief [3:0] Trigger Type (rw) */
    Ifx_UReg_32Bit TMEX:1;            /**< \brief [4:4] Time Mark Event External (rw) */
    Ifx_UReg_32Bit TMIN:1;            /**< \brief [5:5] Time Mark Event Internal (rw) */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit CC:7;              /**< \brief [14:8] Cycle Code (rw) */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit TM:16;             /**< \brief [31:16] Time Mark (rw) */
} Ifx_CAN_TRIGMSG_TM0_Bits;

/** \brief  */
typedef struct _Ifx_CAN_TRIGMSG_TM1_Bits
{
    Ifx_UReg_32Bit MSC:3;             /**< \brief [2:0] Message Status Count - MSC (rwh) */
    Ifx_UReg_32Bit reserved_3:13;     /**< \brief [15:3] \internal Reserved */
    Ifx_UReg_32Bit MMR:7;             /**< \brief [22:16] Message Number - MMR (rw) */
    Ifx_UReg_32Bit FTYPE:1;           /**< \brief [23:23] Filter Type - FTYPE (rw) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_CAN_TRIGMSG_TM1_Bits;

/** \brief Event 0 */
typedef struct _Ifx_CAN_TXEVENT_E0_Bits
{
    Ifx_UReg_32Bit ID:29;             /**< \brief [28:0] Identifier (rwh) */
    Ifx_UReg_32Bit RTR:1;             /**< \brief [29:29] Remote Transmission Request (rwh) */
    Ifx_UReg_32Bit XTD:1;             /**< \brief [30:30] Extended Identifier (rwh) */
    Ifx_UReg_32Bit ESI:1;             /**< \brief [31:31] Error State Indicator (rwh) */
} Ifx_CAN_TXEVENT_E0_Bits;

/** \brief Event 1 */
typedef struct _Ifx_CAN_TXEVENT_E1_Bits
{
    Ifx_UReg_32Bit TXTS:16;           /**< \brief [15:0] Tx Timestamp (rwh) */
    Ifx_UReg_32Bit DLC:4;             /**< \brief [19:16] Data Length Code (rwh) */
    Ifx_UReg_32Bit BRS:1;             /**< \brief [20:20] Bit Rate Switch (rwh) */
    Ifx_UReg_32Bit FDF:1;             /**< \brief [21:21] FD Format (rwh) */
    Ifx_UReg_32Bit ET:2;              /**< \brief [23:22] Event Type (rwh) */
    Ifx_UReg_32Bit MM:8;              /**< \brief [31:24] Message Marker (rwh) */
} Ifx_CAN_TXEVENT_E1_Bits;

/** \brief Data Byte m */
typedef struct _Ifx_CAN_TXMSG_DB_Bits
{
    Ifx_UReg_8Bit DB:8;               /**< \brief [7:0] Data Byte m (rw) */
} Ifx_CAN_TXMSG_DB_Bits;

/** \brief Transmit Buffer 0 */
typedef struct _Ifx_CAN_TXMSG_T0_Bits
{
    Ifx_UReg_32Bit ID:29;             /**< \brief [28:0] Identifier (rw) */
    Ifx_UReg_32Bit RTR:1;             /**< \brief [29:29] Remote Transmission Request (rw) */
    Ifx_UReg_32Bit XTD:1;             /**< \brief [30:30] Extended Identifier (rw) */
    Ifx_UReg_32Bit ESI:1;             /**< \brief [31:31] Error State Indicator (rw) */
} Ifx_CAN_TXMSG_T0_Bits;

/** \brief Transmit Buffer 1 */
typedef struct _Ifx_CAN_TXMSG_T1_Bits
{
    Ifx_UReg_32Bit reserved_0:16;     /**< \brief [15:0] \internal Reserved */
    Ifx_UReg_32Bit DLC:4;             /**< \brief [19:16] Data Length Code (rw) */
    Ifx_UReg_32Bit BRS:1;             /**< \brief [20:20] Bit Rate Switching (rw) */
    Ifx_UReg_32Bit FDF:1;             /**< \brief [21:21] FD Format (rw) */
    Ifx_UReg_32Bit reserved_22:1;     /**< \brief [22:22] \internal Reserved */
    Ifx_UReg_32Bit EFC:1;             /**< \brief [23:23] Event FIFO Control (rw) */
    Ifx_UReg_32Bit MM:8;              /**< \brief [31:24] Message Marker (rw) */
} Ifx_CAN_TXMSG_T1_Bits;

/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_can_Registers_union
 * \{   */
/** \brief Access Enable Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_ACCEN0_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_ACCEN0;

/** \brief Access Enable Register Control 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_ACCENCTR0_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_ACCENCTR0;

/** \brief Buffer receive address and transmit address   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_BUFADR_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_BUFADR;

/** \brief CAN Clock Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_CLC_Bits B;               /**< \brief Bitfield access */
} Ifx_CAN_CLC;

/** \brief    */
typedef union
{
    Ifx_UReg_8Bit U;                  /**< \brief Unsigned access */
    Ifx_SReg_8Bit I;                  /**< \brief Signed access */
    Ifx_CAN_DB_Bits B;                /**< \brief Bitfield access */
} Ifx_CAN_DB;

/** \brief Filter Element 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_EXTMSG_F0_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_EXTMSG_F0;

/** \brief Filter Element 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_EXTMSG_F1_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_EXTMSG_F1;

/** \brief Module Identification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_ID_Bits B;                /**< \brief Bitfield access */
} Ifx_CAN_ID;

/** \brief Kernel Reset Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_KRST0_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_KRST0;

/** \brief Kernel Reset Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_KRST1_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_KRST1;

/** \brief Kernel Reset Status Clear Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_KRSTCLR_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_KRSTCLR;

/** \brief Module Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_MCR_Bits B;               /**< \brief Bitfield access */
} Ifx_CAN_MCR;

/** \brief Measure Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_MECR_Bits B;              /**< \brief Bitfield access */
} Ifx_CAN_MECR;

/** \brief Measure Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_MESTAT_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_MESTAT;

/** \brief Access Enable Register CAN Node ${i} 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_ACCENNODE0_Bits B;      /**< \brief Bitfield access */
} Ifx_CAN_N_ACCENNODE0;

/** \brief CC Control Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_CCCR_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_CCCR;

/** \brief Core Release Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_CREL_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_CREL;

/** \brief Data Bit Timing & Prescaler Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_DBTP_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_DBTP;

/** \brief Error Counter Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_ECR_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_N_ECR;

/** \brief End Address Node ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_ENDADR_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_ENDADR;

/** \brief Endian Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_ENDN_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_ENDN;

/** \brief Global Filter Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_GFC_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_N_GFC;

/** \brief Interrupt routing for Groups 1 ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_GRINT1_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_GRINT1;

/** \brief Interrupt routing for Groups 2 ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_GRINT2_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_GRINT2;

/** \brief High Priority Message Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_HPMS_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_HPMS;

/** \brief Interrupt Enable ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_IE_Bits B;              /**< \brief Bitfield access */
} Ifx_CAN_N_IE;

/** \brief Interrupt Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_IR_Bits B;              /**< \brief Bitfield access */
} Ifx_CAN_N_IR;

/** \brief Interrupt Signalling Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_ISREG_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_ISREG;

/** \brief Nominal Bit Timing & Prescaler Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NBTP_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_NBTP;

/** \brief New Data 1 ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NDAT1_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_NDAT1;

/** \brief New Data 2 ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NDAT2_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_NDAT2;

/** \brief Node ${i} Port Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NPCR_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_NPCR;

/** \brief Node ${i} Timer A Transmit Trigger Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NT_ATTR_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_N_NT_ATTR;

/** \brief Node ${i} Timer B Transmit Trigger Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NT_BTTR_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_N_NT_BTTR;

/** \brief Node ${i} Timer Clock Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NT_CCR_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_NT_CCR;

/** \brief Node ${i} Timer C Transmit Trigger Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NT_CTTR_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_N_NT_CTTR;

/** \brief Node ${i} Timer Receive Timeout Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_NT_RTR_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_NT_RTR;

/** \brief Protocol Status Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_PSR_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_N_PSR;

/** \brief RAM Watchdog ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RWD_Bits B;             /**< \brief Bitfield access */
} Ifx_CAN_N_RWD;

/** \brief Rx Buffer Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_BC_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_RX_BC;

/** \brief Rx Buffer/FIFO Element Size Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_ESC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_ESC;

/** \brief Rx FIFO 0 Acknowledge ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F0A_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F0A;

/** \brief Rx FIFO 0 Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F0C_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F0C;

/** \brief Rx FIFO 0 Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F0S_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F0S;

/** \brief Rx FIFO 1 Acknowledge ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F1A_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F1A;

/** \brief Rx FIFO 1 Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F1C_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F1C;

/** \brief Rx FIFO 1 Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_RX_F1S_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_RX_F1S;

/** \brief Standard ID Filter Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_SIDFC_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_SIDFC;

/** \brief Start Address Node ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_STARTADR_Bits B;        /**< \brief Bitfield access */
} Ifx_CAN_N_STARTADR;

/** \brief Transmitter Delay Compensation Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TDCR_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TDCR;

/** \brief Test Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TEST_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TEST;

/** \brief Timeout Counter Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TOCC_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TOCC;

/** \brief Timeout Counter Value ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TOCV_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TOCV;

/** \brief Timestamp Counter Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TSCC_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TSCC;

/** \brief Timestamp Counter Value ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TSCV_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TSCV;

/** \brief Time Trigger Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TTCR_Bits B;            /**< \brief Bitfield access */
} Ifx_CAN_N_TTCR;

/** \brief TT Capture Time ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_CPT_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_CPT;

/** \brief TT Cycle Sync Mark ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_CSM_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_CSM;

/** \brief TT Cycle Time & Count ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_CTC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_CTC;

/** \brief TT Global Time Preset ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_GTP_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_GTP;

/** \brief TT Interrupt Enable ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_IE_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_TT_IE;

/** \brief TT Interrupt Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_IR_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_TT_IR;

/** \brief TT Local & Global Time ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_LGT_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_LGT;

/** \brief TT Matrix Limits ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_MLM_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_MLM;

/** \brief TT Operation Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_OCF_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_OCF;

/** \brief TT Operation Control ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_OCN_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_OCN;

/** \brief TT Operation Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_OST_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_OST;

/** \brief TT Reference Message Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_RMC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_RMC;

/** \brief TT Trigger Memory Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_TMC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_TMC;

/** \brief TT Time Mark ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_TMK_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TT_TMK;

/** \brief TUR Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_TURCF_Bits B;        /**< \brief Bitfield access */
} Ifx_CAN_N_TT_TURCF;

/** \brief TUR Numerator Actual ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TT_TURNA_Bits B;        /**< \brief Bitfield access */
} Ifx_CAN_N_TT_TURNA;

/** \brief Tx Buffer Add Request ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BAR_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BAR;

/** \brief Tx Buffer Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BC_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BC;

/** \brief Tx Buffer Cancellation Finished ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BCF_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BCF;

/** \brief Tx Buffer Cancellation Finished Interrupt Enable ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BCIE_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BCIE;

/** \brief Tx Buffer Cancellation Request ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BCR_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BCR;

/** \brief Tx Buffer Request Pending ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BRP_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BRP;

/** \brief Tx Buffer Transmission Interrupt Enable ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BTIE_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BTIE;

/** \brief Tx Buffer Transmission Occurred ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_BTO_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_BTO;

/** \brief Tx Event FIFO Acknowledge ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_EFA_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_EFA;

/** \brief Tx Event FIFO Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_EFC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_EFC;

/** \brief Tx Event FIFO Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_EFS_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_EFS;

/** \brief Tx Buffer Element Size Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_ESC_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_ESC;

/** \brief Tx FIFO/Queue Status ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_TX_FQS_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_N_TX_FQS;

/** \brief Extended ID AND Mask ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_XIDAM_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_XIDAM;

/** \brief Extended ID Filter Configuration ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_N_XIDFC_Bits B;           /**< \brief Bitfield access */
} Ifx_CAN_N_XIDFC;

/** \brief OCDS Control and Status   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_OCS_Bits B;               /**< \brief Bitfield access */
} Ifx_CAN_OCS;

/** \brief Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_R0_Bits B;                /**< \brief Bitfield access */
} Ifx_CAN_R0;

/** \brief Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_R1_Bits B;                /**< \brief Bitfield access */
} Ifx_CAN_R1;

/** \brief Standard Message 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_STDMSG_S0_Bits B;         /**< \brief Bitfield access */
} Ifx_CAN_STDMSG_S0;

/** \brief Trigger Memory Element 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TRIGMSG_TM0_Bits B;       /**< \brief Bitfield access */
} Ifx_CAN_TRIGMSG_TM0;

/** \brief    */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TRIGMSG_TM1_Bits B;       /**< \brief Bitfield access */
} Ifx_CAN_TRIGMSG_TM1;

/** \brief Event 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TXEVENT_E0_Bits B;        /**< \brief Bitfield access */
} Ifx_CAN_TXEVENT_E0;

/** \brief Event 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TXEVENT_E1_Bits B;        /**< \brief Bitfield access */
} Ifx_CAN_TXEVENT_E1;

/** \brief Data Byte m   */
typedef union
{
    Ifx_UReg_8Bit U;                  /**< \brief Unsigned access */
    Ifx_SReg_8Bit I;                  /**< \brief Signed access */
    Ifx_CAN_TXMSG_DB_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_TXMSG_DB;

/** \brief Transmit Buffer 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TXMSG_T0_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_TXMSG_T0;

/** \brief Transmit Buffer 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_CAN_TXMSG_T1_Bits B;          /**< \brief Bitfield access */
} Ifx_CAN_TXMSG_T1;

/** \}  */

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_N_NT_struct
 * \{  */
/******************************************************************************/
/** \name Object L2
 * \{  */
/** \brief NT object */
typedef volatile struct _Ifx_CAN_N_NT
{
       Ifx_CAN_N_NT_CCR                    CCR;                    /**< \brief 0, Node ${i} Timer Clock Control Register*/
       Ifx_CAN_N_NT_ATTR                   ATTR;                   /**< \brief 4, Node ${i} Timer A Transmit Trigger Register*/
       Ifx_CAN_N_NT_BTTR                   BTTR;                   /**< \brief 8, Node ${i} Timer B Transmit Trigger Register*/
       Ifx_CAN_N_NT_CTTR                   CTTR;                   /**< \brief C, Node ${i} Timer C Transmit Trigger Register*/
       Ifx_CAN_N_NT_RTR                    RTR;                    /**< \brief 10, Node ${i} Timer Receive Timeout Register*/
} Ifx_CAN_N_NT;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_N_RX_struct
 * \{  */
/******************************************************************************/
/** \name Object L2
 * \{  */
/** \brief RX object */
typedef volatile struct _Ifx_CAN_N_RX
{
       Ifx_CAN_N_RX_F0C                    F0C;                    /**< \brief 0, Rx FIFO 0 Configuration ${i}*/
       Ifx_CAN_N_RX_F0S                    F0S;                    /**< \brief 4, Rx FIFO 0 Status ${i}*/
       Ifx_CAN_N_RX_F0A                    F0A;                    /**< \brief 8, Rx FIFO 0 Acknowledge ${i}*/
       Ifx_CAN_N_RX_BC                     BC;                     /**< \brief C, Rx Buffer Configuration ${i}*/
       Ifx_CAN_N_RX_F1C                    F1C;                    /**< \brief 10, Rx FIFO 1 Configuration ${i}*/
       Ifx_CAN_N_RX_F1S                    F1S;                    /**< \brief 14, Rx FIFO 1 Status ${i}*/
       Ifx_CAN_N_RX_F1A                    F1A;                    /**< \brief 18, Rx FIFO 1 Acknowledge ${i}*/
       Ifx_CAN_N_RX_ESC                    ESC;                    /**< \brief 1C, Rx Buffer/FIFO Element Size Configuration ${i}*/
} Ifx_CAN_N_RX;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_N_TX_struct
 * \{  */
/******************************************************************************/
/** \name Object L2
 * \{  */
/** \brief TX object */
typedef volatile struct _Ifx_CAN_N_TX
{
       Ifx_CAN_N_TX_BC                     BC;                     /**< \brief 0, Tx Buffer Configuration ${i}*/
       Ifx_CAN_N_TX_FQS                    FQS;                    /**< \brief 4, Tx FIFO/Queue Status ${i}*/
       Ifx_CAN_N_TX_ESC                    ESC;                    /**< \brief 8, Tx Buffer Element Size Configuration ${i}*/
       Ifx_CAN_N_TX_BRP                    BRP;                    /**< \brief C, Tx Buffer Request Pending ${i}*/
       Ifx_CAN_N_TX_BAR                    BAR;                    /**< \brief 10, Tx Buffer Add Request ${i}*/
       Ifx_CAN_N_TX_BCR                    BCR;                    /**< \brief 14, Tx Buffer Cancellation Request ${i}*/
       Ifx_CAN_N_TX_BTO                    BTO;                    /**< \brief 18, Tx Buffer Transmission Occurred ${i}*/
       Ifx_CAN_N_TX_BCF                    BCF;                    /**< \brief 1C, Tx Buffer Cancellation Finished ${i}*/
       Ifx_CAN_N_TX_BTIE                   BTIE;                   /**< \brief 20, Tx Buffer Transmission Interrupt Enable ${i}*/
       Ifx_CAN_N_TX_BCIE                   BCIE;                   /**< \brief 24, Tx Buffer Cancellation Finished Interrupt Enable ${i}*/
       Ifx_UReg_8Bit                       reserved_28[8];         /**< \brief 28, \internal Reserved */
       Ifx_CAN_N_TX_EFC                    EFC;                    /**< \brief 30, Tx Event FIFO Configuration ${i}*/
       Ifx_CAN_N_TX_EFS                    EFS;                    /**< \brief 34, Tx Event FIFO Status ${i}*/
       Ifx_CAN_N_TX_EFA                    EFA;                    /**< \brief 38, Tx Event FIFO Acknowledge ${i}*/
} Ifx_CAN_N_TX;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_N_TT_struct
 * \{  */
/******************************************************************************/
/** \name Object L2
 * \{  */
/** \brief TT object */
typedef volatile struct _Ifx_CAN_N_TT
{
       Ifx_CAN_N_TT_TMC                    TMC;                    /**< \brief 0, TT Trigger Memory Configuration ${i}*/
       Ifx_CAN_N_TT_RMC                    RMC;                    /**< \brief 4, TT Reference Message Configuration ${i}*/
       Ifx_CAN_N_TT_OCF                    OCF;                    /**< \brief 8, TT Operation Configuration ${i}*/
       Ifx_CAN_N_TT_MLM                    MLM;                    /**< \brief C, TT Matrix Limits ${i}*/
       Ifx_CAN_N_TT_TURCF                  TURCF;                  /**< \brief 10, TUR Configuration ${i}*/
       Ifx_CAN_N_TT_OCN                    OCN;                    /**< \brief 14, TT Operation Control ${i}*/
       Ifx_CAN_N_TT_GTP                    GTP;                    /**< \brief 18, TT Global Time Preset ${i}*/
       Ifx_CAN_N_TT_TMK                    TMK;                    /**< \brief 1C, TT Time Mark ${i}*/
       Ifx_CAN_N_TT_IR                     IR;                     /**< \brief 20, TT Interrupt Register ${i}*/
       Ifx_CAN_N_TT_IE                     IE;                     /**< \brief 24, TT Interrupt Enable ${i}*/
       Ifx_UReg_8Bit                       reserved_28[4];         /**< \brief 28, \internal Reserved */
       Ifx_CAN_N_TT_OST                    OST;                    /**< \brief 2C, TT Operation Status ${i}*/
       Ifx_CAN_N_TT_TURNA                  TURNA;                  /**< \brief 30, TUR Numerator Actual ${i}*/
       Ifx_CAN_N_TT_LGT                    LGT;                    /**< \brief 34, TT Local & Global Time ${i}*/
       Ifx_CAN_N_TT_CTC                    CTC;                    /**< \brief 38, TT Cycle Time & Count ${i}*/
       Ifx_CAN_N_TT_CPT                    CPT;                    /**< \brief 3C, TT Capture Time ${i}*/
       Ifx_CAN_N_TT_CSM                    CSM;                    /**< \brief 40, TT Cycle Sync Mark ${i}*/
} Ifx_CAN_N_TT;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_N_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief N object */
typedef volatile struct _Ifx_CAN_N
{
       Ifx_CAN_N_ACCENNODE0                ACCENNODE0;             /**< \brief 0, Access Enable Register CAN Node ${i} 0*/
       Ifx_UReg_8Bit                       reserved_4[4];          /**< \brief 4, \internal Reserved */
       Ifx_CAN_N_STARTADR                  STARTADR;               /**< \brief 8, Start Address Node ${i}*/
       Ifx_CAN_N_ENDADR                    ENDADR;                 /**< \brief C, End Address Node ${i}*/
       Ifx_CAN_N_ISREG                     ISREG;                  /**< \brief 10, Interrupt Signalling Register ${i}*/
       Ifx_CAN_N_GRINT1                    GRINT1;                 /**< \brief 14, Interrupt routing for Groups 1 ${i}*/
       Ifx_CAN_N_GRINT2                    GRINT2;                 /**< \brief 18, Interrupt routing for Groups 2 ${i}*/
       Ifx_UReg_8Bit                       reserved_1C[4];         /**< \brief 1C, \internal Reserved */
       Ifx_CAN_N_NT                        NT;                     /**< \brief 20, Node ${i} Timer Receive Timeout Register*/
       Ifx_UReg_8Bit                       reserved_34[12];        /**< \brief 34, \internal Reserved */
       Ifx_CAN_N_NPCR                      NPCR;                   /**< \brief 40, Node ${i} Port Control Register*/
       Ifx_UReg_8Bit                       reserved_44[172];       /**< \brief 44, \internal Reserved */
       Ifx_CAN_N_TTCR                      TTCR;                   /**< \brief F0, Time Trigger Control Register*/
       Ifx_UReg_8Bit                       reserved_F4[12];        /**< \brief F4, \internal Reserved */
       Ifx_CAN_N_CREL                      CREL;                   /**< \brief 100, Core Release Register ${i}*/
       Ifx_CAN_N_ENDN                      ENDN;                   /**< \brief 104, Endian Register ${i}*/
       Ifx_UReg_8Bit                       reserved_108[4];        /**< \brief 108, \internal Reserved */
       Ifx_CAN_N_DBTP                      DBTP;                   /**< \brief 10C, Data Bit Timing & Prescaler Register ${i}*/
       Ifx_CAN_N_TEST                      TEST;                   /**< \brief 110, Test Register ${i}*/
       Ifx_CAN_N_RWD                       RWD;                    /**< \brief 114, RAM Watchdog ${i}*/
       Ifx_CAN_N_CCCR                      CCCR;                   /**< \brief 118, CC Control Register ${i}*/
       Ifx_CAN_N_NBTP                      NBTP;                   /**< \brief 11C, Nominal Bit Timing & Prescaler Register ${i}*/
       Ifx_CAN_N_TSCC                      TSCC;                   /**< \brief 120, Timestamp Counter Configuration ${i}*/
       Ifx_CAN_N_TSCV                      TSCV;                   /**< \brief 124, Timestamp Counter Value ${i}*/
       Ifx_CAN_N_TOCC                      TOCC;                   /**< \brief 128, Timeout Counter Configuration ${i}*/
       Ifx_CAN_N_TOCV                      TOCV;                   /**< \brief 12C, Timeout Counter Value ${i}*/
       Ifx_UReg_8Bit                       reserved_130[16];       /**< \brief 130, \internal Reserved */
       Ifx_CAN_N_ECR                       ECR;                    /**< \brief 140, Error Counter Register ${i}*/
       Ifx_CAN_N_PSR                       PSR;                    /**< \brief 144, Protocol Status Register ${i}*/
       Ifx_CAN_N_TDCR                      TDCR;                   /**< \brief 148, Transmitter Delay Compensation Register ${i}*/
       Ifx_UReg_8Bit                       reserved_14C[4];        /**< \brief 14C, \internal Reserved */
       Ifx_CAN_N_IR                        IR;                     /**< \brief 150, Interrupt Register ${i}*/
       Ifx_CAN_N_IE                        IE;                     /**< \brief 154, Interrupt Enable ${i}*/
       Ifx_UReg_8Bit                       reserved_158[40];       /**< \brief 158, \internal Reserved */
       Ifx_CAN_N_GFC                       GFC;                    /**< \brief 180, Global Filter Configuration ${i}*/
       Ifx_CAN_N_SIDFC                     SIDFC;                  /**< \brief 184, Standard ID Filter Configuration ${i}*/
       Ifx_CAN_N_XIDFC                     XIDFC;                  /**< \brief 188, Extended ID Filter Configuration ${i}*/
       Ifx_UReg_8Bit                       reserved_18C[4];        /**< \brief 18C, \internal Reserved */
       Ifx_CAN_N_XIDAM                     XIDAM;                  /**< \brief 190, Extended ID AND Mask ${i}*/
       Ifx_CAN_N_HPMS                      HPMS;                   /**< \brief 194, High Priority Message Status ${i}*/
       Ifx_CAN_N_NDAT1                     NDAT1;                  /**< \brief 198, New Data 1 ${i}*/
       Ifx_CAN_N_NDAT2                     NDAT2;                  /**< \brief 19C, New Data 2 ${i}*/
       Ifx_CAN_N_RX                        RX;                     /**< \brief 1A0, Rx Buffer/FIFO Element Size Configuration ${i}*/
       Ifx_CAN_N_TX                        TX;                     /**< \brief 1C0, */
       Ifx_UReg_8Bit                       reserved_1FC[4];        /**< \brief 1FC, \internal Reserved */
       Ifx_CAN_N_TT                        TT;                     /**< \brief 200, TT Cycle Sync Mark ${i}*/
       Ifx_UReg_8Bit                       reserved_244[444];      /**< \brief 244, \internal Reserved */
} Ifx_CAN_N;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_StdMsg_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief STDMSG object */
typedef volatile struct _Ifx_CAN_STDMSG
{
       Ifx_CAN_STDMSG_S0                   S0;                     /**< \brief 0, Standard Message 0*/
} Ifx_CAN_STDMSG;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_ExtMsg_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief EXTMSG object */
typedef volatile struct _Ifx_CAN_EXTMSG
{
       Ifx_CAN_EXTMSG_F0                   F0;                     /**< \brief 0, Filter Element 0*/
       Ifx_CAN_EXTMSG_F1                   F1;                     /**< \brief 4, Filter Element 1*/
} Ifx_CAN_EXTMSG;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_RxMsg_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief RXMSG object */
typedef volatile struct _Ifx_CAN_RXMSG
{
       Ifx_CAN_R0                          R0;                     /**< \brief 0, Register 0*/
       Ifx_CAN_R1                          R1;                     /**< \brief 4, Register 1*/
       Ifx_CAN_DB                          DB[64];                 /**< \brief 8, Data Byte m*/
} Ifx_CAN_RXMSG;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_TxEvent_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief TXEVENT object */
typedef volatile struct _Ifx_CAN_TXEVENT
{
       Ifx_CAN_TXEVENT_E0                  E0;                     /**< \brief 0, Event 0*/
       Ifx_CAN_TXEVENT_E1                  E1;                     /**< \brief 4, Event 1*/
} Ifx_CAN_TXEVENT;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_TxMsg_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief TXMSG object */
typedef volatile struct _Ifx_CAN_TXMSG
{
       Ifx_CAN_TXMSG_T0                    T0;                     /**< \brief 0, Transmit Buffer 0*/
       Ifx_CAN_TXMSG_T1                    T1;                     /**< \brief 4, Transmit Buffer 1*/
       Ifx_CAN_TXMSG_DB                    DB[64];                 /**< \brief 8, Data Byte m*/
} Ifx_CAN_TXMSG;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_TrigMsg_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief TRIGMSG object */
typedef volatile struct _Ifx_CAN_TRIGMSG
{
       Ifx_CAN_TRIGMSG_TM0                 TM0;                    /**< \brief 0, Trigger Memory Element 0*/
       Ifx_CAN_TRIGMSG_TM1                 TM1;                    /**< \brief 4, */
} Ifx_CAN_TRIGMSG;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_struct
 * \{  */
/******************************************************************************/
/** \name Object L0
 * \{  */

/** \brief CAN object */
typedef volatile struct _Ifx_CAN
{
       Ifx_UReg_32Bit                      RAM[8192];             /**< \brief 0, Embedded SRAM for messages*/
       Ifx_CAN_CLC                         CLC;                    /**< \brief 8000, CAN Clock Control Register*/
       Ifx_UReg_8Bit                       reserved_8004[4];       /**< \brief 8004, \internal Reserved */
       Ifx_CAN_ID                          ID;                     /**< \brief 8008, Module Identification Register*/
       Ifx_UReg_8Bit                       reserved_800C[36];      /**< \brief 800C, \internal Reserved */
       Ifx_CAN_MCR                         MCR;                    /**< \brief 8030, Module Control Register*/
       Ifx_CAN_BUFADR                      BUFADR;                 /**< \brief 8034, Buffer receive address and transmit address*/
       Ifx_UReg_8Bit                       reserved_8038[8];       /**< \brief 8038, \internal Reserved */
       Ifx_CAN_MECR                        MECR;                   /**< \brief 8040, Measure Control Register*/
       Ifx_CAN_MESTAT                      MESTAT;                 /**< \brief 8044, Measure Status Register*/
       Ifx_UReg_8Bit                       reserved_8048[148];     /**< \brief 8048, \internal Reserved */
       Ifx_CAN_ACCENCTR0                   ACCENCTR0;              /**< \brief 80DC, Access Enable Register Control 0*/
       Ifx_UReg_8Bit                       reserved_80E0[8];       /**< \brief 80E0, \internal Reserved */
       Ifx_CAN_OCS                         OCS;                    /**< \brief 80E8, OCDS Control and Status*/
       Ifx_CAN_KRSTCLR                     KRSTCLR;                /**< \brief 80EC, Kernel Reset Status Clear Register*/
       Ifx_CAN_KRST1                       KRST1;                  /**< \brief 80F0, Kernel Reset Register 1*/
       Ifx_CAN_KRST0                       KRST0;                  /**< \brief 80F4, Kernel Reset Register 0*/
       Ifx_UReg_8Bit                       reserved_80F8[4];       /**< \brief 80F8, \internal Reserved */
       Ifx_CAN_ACCEN0                      ACCEN0;                 /**< \brief 80FC, Access Enable Register 0*/
       Ifx_CAN_N                           N[4];                   /**< \brief 8100, */
} Ifx_CAN;

/** \}  */
/******************************************************************************/
/** \}  */


/******************************************************************************/

/******************************************************************************/


#line 63 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxCan_reg.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Can_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CAN object */



/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can0
 * \{  */
/** \brief 0, Embedded SRAM for messages */


/** \brief 0, CAN Clock Control Register */


/** \brief 8, Module Identification Register */


/** \brief 30, Module Control Register */


/** \brief 34, Buffer receive address and transmit address */


/** \brief 40, Measure Control Register */


/** \brief 44, Measure Status Register */


/** \brief DC, Access Enable Register Control 0 */


/** \brief E8, OCDS Control and Status */


/** \brief EC, Kernel Reset Status Clear Register */


/** \brief F0, Kernel Reset Register 1 */


/** \brief F4, Kernel Reset Register 0 */


/** \brief FC, Access Enable Register 0 */


/** \brief 100, Access Enable Register CAN Node 0 0 */

/** Alias (User Manual Name) for CAN0_N0_ACCENNODE0.
* To use register names with standard convension, please use CAN0_N0_ACCENNODE0.
*/


/** \brief 108, Start Address Node 0 */

/** Alias (User Manual Name) for CAN0_N0_STARTADR.
* To use register names with standard convension, please use CAN0_N0_STARTADR.
*/


/** \brief 10C, End Address Node 0 */

/** Alias (User Manual Name) for CAN0_N0_ENDADR.
* To use register names with standard convension, please use CAN0_N0_ENDADR.
*/


/** \brief 110, Interrupt Signalling Register 0 */

/** Alias (User Manual Name) for CAN0_N0_ISREG.
* To use register names with standard convension, please use CAN0_N0_ISREG.
*/


/** \brief 114, Interrupt routing for Groups 1 0 */

/** Alias (User Manual Name) for CAN0_N0_GRINT1.
* To use register names with standard convension, please use CAN0_N0_GRINT1.
*/


/** \brief 118, Interrupt routing for Groups 2 0 */

/** Alias (User Manual Name) for CAN0_N0_GRINT2.
* To use register names with standard convension, please use CAN0_N0_GRINT2.
*/


/** \brief 120, Node 0 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN0_N0_NT_CCR.
* To use register names with standard convension, please use CAN0_N0_NT_CCR.
*/


/** \brief 124, Node 0 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N0_NT_ATTR.
* To use register names with standard convension, please use CAN0_N0_NT_ATTR.
*/


/** \brief 128, Node 0 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N0_NT_BTTR.
* To use register names with standard convension, please use CAN0_N0_NT_BTTR.
*/


/** \brief 12C, Node 0 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N0_NT_CTTR.
* To use register names with standard convension, please use CAN0_N0_NT_CTTR.
*/


/** \brief 130, Node 0 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN0_N0_NT_RTR.
* To use register names with standard convension, please use CAN0_N0_NT_RTR.
*/


/** \brief 140, Node 0 Port Control Register */

/** Alias (User Manual Name) for CAN0_N0_NPCR.
* To use register names with standard convension, please use CAN0_N0_NPCR.
*/


/** \brief 1F0, Time Trigger Control Register */

/** Alias (User Manual Name) for CAN0_N0_TTCR.
* To use register names with standard convension, please use CAN0_N0_TTCR.
*/


/** \brief 200, Core Release Register 0 */

/** Alias (User Manual Name) for CAN0_N0_CREL.
* To use register names with standard convension, please use CAN0_N0_CREL.
*/


/** \brief 204, Endian Register 0 */

/** Alias (User Manual Name) for CAN0_N0_ENDN.
* To use register names with standard convension, please use CAN0_N0_ENDN.
*/


/** \brief 20C, Data Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN0_N0_DBTP.
* To use register names with standard convension, please use CAN0_N0_DBTP.
*/


/** \brief 210, Test Register 0 */

/** Alias (User Manual Name) for CAN0_N0_TEST.
* To use register names with standard convension, please use CAN0_N0_TEST.
*/


/** \brief 214, RAM Watchdog 0 */

/** Alias (User Manual Name) for CAN0_N0_RWD.
* To use register names with standard convension, please use CAN0_N0_RWD.
*/


/** \brief 218, CC Control Register 0 */

/** Alias (User Manual Name) for CAN0_N0_CCCR.
* To use register names with standard convension, please use CAN0_N0_CCCR.
*/


/** \brief 21C, Nominal Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN0_N0_NBTP.
* To use register names with standard convension, please use CAN0_N0_NBTP.
*/


/** \brief 220, Timestamp Counter Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TSCC.
* To use register names with standard convension, please use CAN0_N0_TSCC.
*/


/** \brief 224, Timestamp Counter Value 0 */

/** Alias (User Manual Name) for CAN0_N0_TSCV.
* To use register names with standard convension, please use CAN0_N0_TSCV.
*/


/** \brief 228, Timeout Counter Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TOCC.
* To use register names with standard convension, please use CAN0_N0_TOCC.
*/


/** \brief 22C, Timeout Counter Value 0 */

/** Alias (User Manual Name) for CAN0_N0_TOCV.
* To use register names with standard convension, please use CAN0_N0_TOCV.
*/


/** \brief 240, Error Counter Register 0 */

/** Alias (User Manual Name) for CAN0_N0_ECR.
* To use register names with standard convension, please use CAN0_N0_ECR.
*/


/** \brief 244, Protocol Status Register 0 */

/** Alias (User Manual Name) for CAN0_N0_PSR.
* To use register names with standard convension, please use CAN0_N0_PSR.
*/


/** \brief 248, Transmitter Delay Compensation Register 0 */

/** Alias (User Manual Name) for CAN0_N0_TDCR.
* To use register names with standard convension, please use CAN0_N0_TDCR.
*/


/** \brief 250, Interrupt Register 0 */

/** Alias (User Manual Name) for CAN0_N0_IR.
* To use register names with standard convension, please use CAN0_N0_IR.
*/


/** \brief 254, Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN0_N0_IE.
* To use register names with standard convension, please use CAN0_N0_IE.
*/


/** \brief 280, Global Filter Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_GFC.
* To use register names with standard convension, please use CAN0_N0_GFC.
*/


/** \brief 284, Standard ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_SIDFC.
* To use register names with standard convension, please use CAN0_N0_SIDFC.
*/


/** \brief 288, Extended ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_XIDFC.
* To use register names with standard convension, please use CAN0_N0_XIDFC.
*/


/** \brief 290, Extended ID AND Mask 0 */

/** Alias (User Manual Name) for CAN0_N0_XIDAM.
* To use register names with standard convension, please use CAN0_N0_XIDAM.
*/


/** \brief 294, High Priority Message Status 0 */

/** Alias (User Manual Name) for CAN0_N0_HPMS.
* To use register names with standard convension, please use CAN0_N0_HPMS.
*/


/** \brief 298, New Data 1 0 */

/** Alias (User Manual Name) for CAN0_N0_NDAT1.
* To use register names with standard convension, please use CAN0_N0_NDAT1.
*/


/** \brief 29C, New Data 2 0 */

/** Alias (User Manual Name) for CAN0_N0_NDAT2.
* To use register names with standard convension, please use CAN0_N0_NDAT2.
*/


/** \brief 2A0, Rx FIFO 0 Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F0C.
* To use register names with standard convension, please use CAN0_N0_RX_F0C.
*/


/** \brief 2A4, Rx FIFO 0 Status 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F0S.
* To use register names with standard convension, please use CAN0_N0_RX_F0S.
*/


/** \brief 2A8, Rx FIFO 0 Acknowledge 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F0A.
* To use register names with standard convension, please use CAN0_N0_RX_F0A.
*/


/** \brief 2AC, Rx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_BC.
* To use register names with standard convension, please use CAN0_N0_RX_BC.
*/


/** \brief 2B0, Rx FIFO 1 Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F1C.
* To use register names with standard convension, please use CAN0_N0_RX_F1C.
*/


/** \brief 2B4, Rx FIFO 1 Status 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F1S.
* To use register names with standard convension, please use CAN0_N0_RX_F1S.
*/


/** \brief 2B8, Rx FIFO 1 Acknowledge 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_F1A.
* To use register names with standard convension, please use CAN0_N0_RX_F1A.
*/


/** \brief 2BC, Rx Buffer/FIFO Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_RX_ESC.
* To use register names with standard convension, please use CAN0_N0_RX_ESC.
*/


/** \brief 2C0, Tx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BC.
* To use register names with standard convension, please use CAN0_N0_TX_BC.
*/


/** \brief 2C4, Tx FIFO/Queue Status 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_FQS.
* To use register names with standard convension, please use CAN0_N0_TX_FQS.
*/


/** \brief 2C8, Tx Buffer Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_ESC.
* To use register names with standard convension, please use CAN0_N0_TX_ESC.
*/


/** \brief 2CC, Tx Buffer Request Pending 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BRP.
* To use register names with standard convension, please use CAN0_N0_TX_BRP.
*/


/** \brief 2D0, Tx Buffer Add Request 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BAR.
* To use register names with standard convension, please use CAN0_N0_TX_BAR.
*/


/** \brief 2D4, Tx Buffer Cancellation Request 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BCR.
* To use register names with standard convension, please use CAN0_N0_TX_BCR.
*/


/** \brief 2D8, Tx Buffer Transmission Occurred 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BTO.
* To use register names with standard convension, please use CAN0_N0_TX_BTO.
*/


/** \brief 2DC, Tx Buffer Cancellation Finished 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BCF.
* To use register names with standard convension, please use CAN0_N0_TX_BCF.
*/


/** \brief 2E0, Tx Buffer Transmission Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BTIE.
* To use register names with standard convension, please use CAN0_N0_TX_BTIE.
*/


/** \brief 2E4, Tx Buffer Cancellation Finished Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_BCIE.
* To use register names with standard convension, please use CAN0_N0_TX_BCIE.
*/


/** \brief 2F0, Tx Event FIFO Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_EFC.
* To use register names with standard convension, please use CAN0_N0_TX_EFC.
*/


/** \brief 2F4, Tx Event FIFO Status 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_EFS.
* To use register names with standard convension, please use CAN0_N0_TX_EFS.
*/


/** \brief 2F8, Tx Event FIFO Acknowledge 0 */

/** Alias (User Manual Name) for CAN0_N0_TX_EFA.
* To use register names with standard convension, please use CAN0_N0_TX_EFA.
*/


/** \brief 300, TT Trigger Memory Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_TMC.
* To use register names with standard convension, please use CAN0_N0_TT_TMC.
*/


/** \brief 304, TT Reference Message Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_RMC.
* To use register names with standard convension, please use CAN0_N0_TT_RMC.
*/


/** \brief 308, TT Operation Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_OCF.
* To use register names with standard convension, please use CAN0_N0_TT_OCF.
*/


/** \brief 30C, TT Matrix Limits 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_MLM.
* To use register names with standard convension, please use CAN0_N0_TT_MLM.
*/


/** \brief 310, TUR Configuration 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_TURCF.
* To use register names with standard convension, please use CAN0_N0_TT_TURCF.
*/


/** \brief 314, TT Operation Control 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_OCN.
* To use register names with standard convension, please use CAN0_N0_TT_OCN.
*/


/** \brief 318, TT Global Time Preset 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_GTP.
* To use register names with standard convension, please use CAN0_N0_TT_GTP.
*/


/** \brief 31C, TT Time Mark 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_TMK.
* To use register names with standard convension, please use CAN0_N0_TT_TMK.
*/


/** \brief 320, TT Interrupt Register 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_IR.
* To use register names with standard convension, please use CAN0_N0_TT_IR.
*/


/** \brief 324, TT Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_IE.
* To use register names with standard convension, please use CAN0_N0_TT_IE.
*/


/** \brief 32C, TT Operation Status 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_OST.
* To use register names with standard convension, please use CAN0_N0_TT_OST.
*/


/** \brief 330, TUR Numerator Actual 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_TURNA.
* To use register names with standard convension, please use CAN0_N0_TT_TURNA.
*/


/** \brief 334, TT Local & Global Time 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_LGT.
* To use register names with standard convension, please use CAN0_N0_TT_LGT.
*/


/** \brief 338, TT Cycle Time & Count 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_CTC.
* To use register names with standard convension, please use CAN0_N0_TT_CTC.
*/


/** \brief 33C, TT Capture Time 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_CPT.
* To use register names with standard convension, please use CAN0_N0_TT_CPT.
*/


/** \brief 340, TT Cycle Sync Mark 0 */

/** Alias (User Manual Name) for CAN0_N0_TT_CSM.
* To use register names with standard convension, please use CAN0_N0_TT_CSM.
*/


/** \brief 500, Access Enable Register CAN Node 1 0 */

/** Alias (User Manual Name) for CAN0_N1_ACCENNODE0.
* To use register names with standard convension, please use CAN0_N1_ACCENNODE0.
*/


/** \brief 508, Start Address Node 1 */

/** Alias (User Manual Name) for CAN0_N1_STARTADR.
* To use register names with standard convension, please use CAN0_N1_STARTADR.
*/


/** \brief 50C, End Address Node 1 */

/** Alias (User Manual Name) for CAN0_N1_ENDADR.
* To use register names with standard convension, please use CAN0_N1_ENDADR.
*/


/** \brief 510, Interrupt Signalling Register 1 */

/** Alias (User Manual Name) for CAN0_N1_ISREG.
* To use register names with standard convension, please use CAN0_N1_ISREG.
*/


/** \brief 514, Interrupt routing for Groups 1 1 */

/** Alias (User Manual Name) for CAN0_N1_GRINT1.
* To use register names with standard convension, please use CAN0_N1_GRINT1.
*/


/** \brief 518, Interrupt routing for Groups 2 1 */

/** Alias (User Manual Name) for CAN0_N1_GRINT2.
* To use register names with standard convension, please use CAN0_N1_GRINT2.
*/


/** \brief 520, Node 1 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN0_N1_NT_CCR.
* To use register names with standard convension, please use CAN0_N1_NT_CCR.
*/


/** \brief 524, Node 1 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N1_NT_ATTR.
* To use register names with standard convension, please use CAN0_N1_NT_ATTR.
*/


/** \brief 528, Node 1 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N1_NT_BTTR.
* To use register names with standard convension, please use CAN0_N1_NT_BTTR.
*/


/** \brief 52C, Node 1 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N1_NT_CTTR.
* To use register names with standard convension, please use CAN0_N1_NT_CTTR.
*/


/** \brief 530, Node 1 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN0_N1_NT_RTR.
* To use register names with standard convension, please use CAN0_N1_NT_RTR.
*/


/** \brief 540, Node 1 Port Control Register */

/** Alias (User Manual Name) for CAN0_N1_NPCR.
* To use register names with standard convension, please use CAN0_N1_NPCR.
*/


/** \brief 600, Core Release Register 1 */

/** Alias (User Manual Name) for CAN0_N1_CREL.
* To use register names with standard convension, please use CAN0_N1_CREL.
*/


/** \brief 604, Endian Register 1 */

/** Alias (User Manual Name) for CAN0_N1_ENDN.
* To use register names with standard convension, please use CAN0_N1_ENDN.
*/


/** \brief 60C, Data Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN0_N1_DBTP.
* To use register names with standard convension, please use CAN0_N1_DBTP.
*/


/** \brief 610, Test Register 1 */

/** Alias (User Manual Name) for CAN0_N1_TEST.
* To use register names with standard convension, please use CAN0_N1_TEST.
*/


/** \brief 614, RAM Watchdog 1 */

/** Alias (User Manual Name) for CAN0_N1_RWD.
* To use register names with standard convension, please use CAN0_N1_RWD.
*/


/** \brief 618, CC Control Register 1 */

/** Alias (User Manual Name) for CAN0_N1_CCCR.
* To use register names with standard convension, please use CAN0_N1_CCCR.
*/


/** \brief 61C, Nominal Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN0_N1_NBTP.
* To use register names with standard convension, please use CAN0_N1_NBTP.
*/


/** \brief 620, Timestamp Counter Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_TSCC.
* To use register names with standard convension, please use CAN0_N1_TSCC.
*/


/** \brief 624, Timestamp Counter Value 1 */

/** Alias (User Manual Name) for CAN0_N1_TSCV.
* To use register names with standard convension, please use CAN0_N1_TSCV.
*/


/** \brief 628, Timeout Counter Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_TOCC.
* To use register names with standard convension, please use CAN0_N1_TOCC.
*/


/** \brief 62C, Timeout Counter Value 1 */

/** Alias (User Manual Name) for CAN0_N1_TOCV.
* To use register names with standard convension, please use CAN0_N1_TOCV.
*/


/** \brief 640, Error Counter Register 1 */

/** Alias (User Manual Name) for CAN0_N1_ECR.
* To use register names with standard convension, please use CAN0_N1_ECR.
*/


/** \brief 644, Protocol Status Register 1 */

/** Alias (User Manual Name) for CAN0_N1_PSR.
* To use register names with standard convension, please use CAN0_N1_PSR.
*/


/** \brief 648, Transmitter Delay Compensation Register 1 */

/** Alias (User Manual Name) for CAN0_N1_TDCR.
* To use register names with standard convension, please use CAN0_N1_TDCR.
*/


/** \brief 650, Interrupt Register 1 */

/** Alias (User Manual Name) for CAN0_N1_IR.
* To use register names with standard convension, please use CAN0_N1_IR.
*/


/** \brief 654, Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN0_N1_IE.
* To use register names with standard convension, please use CAN0_N1_IE.
*/


/** \brief 680, Global Filter Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_GFC.
* To use register names with standard convension, please use CAN0_N1_GFC.
*/


/** \brief 684, Standard ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_SIDFC.
* To use register names with standard convension, please use CAN0_N1_SIDFC.
*/


/** \brief 688, Extended ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_XIDFC.
* To use register names with standard convension, please use CAN0_N1_XIDFC.
*/


/** \brief 690, Extended ID AND Mask 1 */

/** Alias (User Manual Name) for CAN0_N1_XIDAM.
* To use register names with standard convension, please use CAN0_N1_XIDAM.
*/


/** \brief 694, High Priority Message Status 1 */

/** Alias (User Manual Name) for CAN0_N1_HPMS.
* To use register names with standard convension, please use CAN0_N1_HPMS.
*/


/** \brief 698, New Data 1 1 */

/** Alias (User Manual Name) for CAN0_N1_NDAT1.
* To use register names with standard convension, please use CAN0_N1_NDAT1.
*/


/** \brief 69C, New Data 2 1 */

/** Alias (User Manual Name) for CAN0_N1_NDAT2.
* To use register names with standard convension, please use CAN0_N1_NDAT2.
*/


/** \brief 6A0, Rx FIFO 0 Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F0C.
* To use register names with standard convension, please use CAN0_N1_RX_F0C.
*/


/** \brief 6A4, Rx FIFO 0 Status 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F0S.
* To use register names with standard convension, please use CAN0_N1_RX_F0S.
*/


/** \brief 6A8, Rx FIFO 0 Acknowledge 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F0A.
* To use register names with standard convension, please use CAN0_N1_RX_F0A.
*/


/** \brief 6AC, Rx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_BC.
* To use register names with standard convension, please use CAN0_N1_RX_BC.
*/


/** \brief 6B0, Rx FIFO 1 Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F1C.
* To use register names with standard convension, please use CAN0_N1_RX_F1C.
*/


/** \brief 6B4, Rx FIFO 1 Status 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F1S.
* To use register names with standard convension, please use CAN0_N1_RX_F1S.
*/


/** \brief 6B8, Rx FIFO 1 Acknowledge 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_F1A.
* To use register names with standard convension, please use CAN0_N1_RX_F1A.
*/


/** \brief 6BC, Rx Buffer/FIFO Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_RX_ESC.
* To use register names with standard convension, please use CAN0_N1_RX_ESC.
*/


/** \brief 6C0, Tx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BC.
* To use register names with standard convension, please use CAN0_N1_TX_BC.
*/


/** \brief 6C4, Tx FIFO/Queue Status 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_FQS.
* To use register names with standard convension, please use CAN0_N1_TX_FQS.
*/


/** \brief 6C8, Tx Buffer Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_ESC.
* To use register names with standard convension, please use CAN0_N1_TX_ESC.
*/


/** \brief 6CC, Tx Buffer Request Pending 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BRP.
* To use register names with standard convension, please use CAN0_N1_TX_BRP.
*/


/** \brief 6D0, Tx Buffer Add Request 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BAR.
* To use register names with standard convension, please use CAN0_N1_TX_BAR.
*/


/** \brief 6D4, Tx Buffer Cancellation Request 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BCR.
* To use register names with standard convension, please use CAN0_N1_TX_BCR.
*/


/** \brief 6D8, Tx Buffer Transmission Occurred 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BTO.
* To use register names with standard convension, please use CAN0_N1_TX_BTO.
*/


/** \brief 6DC, Tx Buffer Cancellation Finished 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BCF.
* To use register names with standard convension, please use CAN0_N1_TX_BCF.
*/


/** \brief 6E0, Tx Buffer Transmission Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BTIE.
* To use register names with standard convension, please use CAN0_N1_TX_BTIE.
*/


/** \brief 6E4, Tx Buffer Cancellation Finished Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_BCIE.
* To use register names with standard convension, please use CAN0_N1_TX_BCIE.
*/


/** \brief 6F0, Tx Event FIFO Configuration 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_EFC.
* To use register names with standard convension, please use CAN0_N1_TX_EFC.
*/


/** \brief 6F4, Tx Event FIFO Status 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_EFS.
* To use register names with standard convension, please use CAN0_N1_TX_EFS.
*/


/** \brief 6F8, Tx Event FIFO Acknowledge 1 */

/** Alias (User Manual Name) for CAN0_N1_TX_EFA.
* To use register names with standard convension, please use CAN0_N1_TX_EFA.
*/


/** \brief 900, Access Enable Register CAN Node 2 0 */

/** Alias (User Manual Name) for CAN0_N2_ACCENNODE0.
* To use register names with standard convension, please use CAN0_N2_ACCENNODE0.
*/


/** \brief 908, Start Address Node 2 */

/** Alias (User Manual Name) for CAN0_N2_STARTADR.
* To use register names with standard convension, please use CAN0_N2_STARTADR.
*/


/** \brief 90C, End Address Node 2 */

/** Alias (User Manual Name) for CAN0_N2_ENDADR.
* To use register names with standard convension, please use CAN0_N2_ENDADR.
*/


/** \brief 910, Interrupt Signalling Register 2 */

/** Alias (User Manual Name) for CAN0_N2_ISREG.
* To use register names with standard convension, please use CAN0_N2_ISREG.
*/


/** \brief 914, Interrupt routing for Groups 1 2 */

/** Alias (User Manual Name) for CAN0_N2_GRINT1.
* To use register names with standard convension, please use CAN0_N2_GRINT1.
*/


/** \brief 918, Interrupt routing for Groups 2 2 */

/** Alias (User Manual Name) for CAN0_N2_GRINT2.
* To use register names with standard convension, please use CAN0_N2_GRINT2.
*/


/** \brief 920, Node 2 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN0_N2_NT_CCR.
* To use register names with standard convension, please use CAN0_N2_NT_CCR.
*/


/** \brief 924, Node 2 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N2_NT_ATTR.
* To use register names with standard convension, please use CAN0_N2_NT_ATTR.
*/


/** \brief 928, Node 2 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N2_NT_BTTR.
* To use register names with standard convension, please use CAN0_N2_NT_BTTR.
*/


/** \brief 92C, Node 2 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N2_NT_CTTR.
* To use register names with standard convension, please use CAN0_N2_NT_CTTR.
*/


/** \brief 930, Node 2 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN0_N2_NT_RTR.
* To use register names with standard convension, please use CAN0_N2_NT_RTR.
*/


/** \brief 940, Node 2 Port Control Register */

/** Alias (User Manual Name) for CAN0_N2_NPCR.
* To use register names with standard convension, please use CAN0_N2_NPCR.
*/


/** \brief A00, Core Release Register 2 */

/** Alias (User Manual Name) for CAN0_N2_CREL.
* To use register names with standard convension, please use CAN0_N2_CREL.
*/


/** \brief A04, Endian Register 2 */

/** Alias (User Manual Name) for CAN0_N2_ENDN.
* To use register names with standard convension, please use CAN0_N2_ENDN.
*/


/** \brief A0C, Data Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN0_N2_DBTP.
* To use register names with standard convension, please use CAN0_N2_DBTP.
*/


/** \brief A10, Test Register 2 */

/** Alias (User Manual Name) for CAN0_N2_TEST.
* To use register names with standard convension, please use CAN0_N2_TEST.
*/


/** \brief A14, RAM Watchdog 2 */

/** Alias (User Manual Name) for CAN0_N2_RWD.
* To use register names with standard convension, please use CAN0_N2_RWD.
*/


/** \brief A18, CC Control Register 2 */

/** Alias (User Manual Name) for CAN0_N2_CCCR.
* To use register names with standard convension, please use CAN0_N2_CCCR.
*/


/** \brief A1C, Nominal Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN0_N2_NBTP.
* To use register names with standard convension, please use CAN0_N2_NBTP.
*/


/** \brief A20, Timestamp Counter Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_TSCC.
* To use register names with standard convension, please use CAN0_N2_TSCC.
*/


/** \brief A24, Timestamp Counter Value 2 */

/** Alias (User Manual Name) for CAN0_N2_TSCV.
* To use register names with standard convension, please use CAN0_N2_TSCV.
*/


/** \brief A28, Timeout Counter Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_TOCC.
* To use register names with standard convension, please use CAN0_N2_TOCC.
*/


/** \brief A2C, Timeout Counter Value 2 */

/** Alias (User Manual Name) for CAN0_N2_TOCV.
* To use register names with standard convension, please use CAN0_N2_TOCV.
*/


/** \brief A40, Error Counter Register 2 */

/** Alias (User Manual Name) for CAN0_N2_ECR.
* To use register names with standard convension, please use CAN0_N2_ECR.
*/


/** \brief A44, Protocol Status Register 2 */

/** Alias (User Manual Name) for CAN0_N2_PSR.
* To use register names with standard convension, please use CAN0_N2_PSR.
*/


/** \brief A48, Transmitter Delay Compensation Register 2 */

/** Alias (User Manual Name) for CAN0_N2_TDCR.
* To use register names with standard convension, please use CAN0_N2_TDCR.
*/


/** \brief A50, Interrupt Register 2 */

/** Alias (User Manual Name) for CAN0_N2_IR.
* To use register names with standard convension, please use CAN0_N2_IR.
*/


/** \brief A54, Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN0_N2_IE.
* To use register names with standard convension, please use CAN0_N2_IE.
*/


/** \brief A80, Global Filter Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_GFC.
* To use register names with standard convension, please use CAN0_N2_GFC.
*/


/** \brief A84, Standard ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_SIDFC.
* To use register names with standard convension, please use CAN0_N2_SIDFC.
*/


/** \brief A88, Extended ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_XIDFC.
* To use register names with standard convension, please use CAN0_N2_XIDFC.
*/


/** \brief A90, Extended ID AND Mask 2 */

/** Alias (User Manual Name) for CAN0_N2_XIDAM.
* To use register names with standard convension, please use CAN0_N2_XIDAM.
*/


/** \brief A94, High Priority Message Status 2 */

/** Alias (User Manual Name) for CAN0_N2_HPMS.
* To use register names with standard convension, please use CAN0_N2_HPMS.
*/


/** \brief A98, New Data 1 2 */

/** Alias (User Manual Name) for CAN0_N2_NDAT1.
* To use register names with standard convension, please use CAN0_N2_NDAT1.
*/


/** \brief A9C, New Data 2 2 */

/** Alias (User Manual Name) for CAN0_N2_NDAT2.
* To use register names with standard convension, please use CAN0_N2_NDAT2.
*/


/** \brief AA0, Rx FIFO 0 Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F0C.
* To use register names with standard convension, please use CAN0_N2_RX_F0C.
*/


/** \brief AA4, Rx FIFO 0 Status 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F0S.
* To use register names with standard convension, please use CAN0_N2_RX_F0S.
*/


/** \brief AA8, Rx FIFO 0 Acknowledge 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F0A.
* To use register names with standard convension, please use CAN0_N2_RX_F0A.
*/


/** \brief AAC, Rx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_BC.
* To use register names with standard convension, please use CAN0_N2_RX_BC.
*/


/** \brief AB0, Rx FIFO 1 Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F1C.
* To use register names with standard convension, please use CAN0_N2_RX_F1C.
*/


/** \brief AB4, Rx FIFO 1 Status 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F1S.
* To use register names with standard convension, please use CAN0_N2_RX_F1S.
*/


/** \brief AB8, Rx FIFO 1 Acknowledge 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_F1A.
* To use register names with standard convension, please use CAN0_N2_RX_F1A.
*/


/** \brief ABC, Rx Buffer/FIFO Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_RX_ESC.
* To use register names with standard convension, please use CAN0_N2_RX_ESC.
*/


/** \brief AC0, Tx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BC.
* To use register names with standard convension, please use CAN0_N2_TX_BC.
*/


/** \brief AC4, Tx FIFO/Queue Status 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_FQS.
* To use register names with standard convension, please use CAN0_N2_TX_FQS.
*/


/** \brief AC8, Tx Buffer Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_ESC.
* To use register names with standard convension, please use CAN0_N2_TX_ESC.
*/


/** \brief ACC, Tx Buffer Request Pending 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BRP.
* To use register names with standard convension, please use CAN0_N2_TX_BRP.
*/


/** \brief AD0, Tx Buffer Add Request 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BAR.
* To use register names with standard convension, please use CAN0_N2_TX_BAR.
*/


/** \brief AD4, Tx Buffer Cancellation Request 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BCR.
* To use register names with standard convension, please use CAN0_N2_TX_BCR.
*/


/** \brief AD8, Tx Buffer Transmission Occurred 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BTO.
* To use register names with standard convension, please use CAN0_N2_TX_BTO.
*/


/** \brief ADC, Tx Buffer Cancellation Finished 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BCF.
* To use register names with standard convension, please use CAN0_N2_TX_BCF.
*/


/** \brief AE0, Tx Buffer Transmission Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BTIE.
* To use register names with standard convension, please use CAN0_N2_TX_BTIE.
*/


/** \brief AE4, Tx Buffer Cancellation Finished Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_BCIE.
* To use register names with standard convension, please use CAN0_N2_TX_BCIE.
*/


/** \brief AF0, Tx Event FIFO Configuration 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_EFC.
* To use register names with standard convension, please use CAN0_N2_TX_EFC.
*/


/** \brief AF4, Tx Event FIFO Status 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_EFS.
* To use register names with standard convension, please use CAN0_N2_TX_EFS.
*/


/** \brief AF8, Tx Event FIFO Acknowledge 2 */

/** Alias (User Manual Name) for CAN0_N2_TX_EFA.
* To use register names with standard convension, please use CAN0_N2_TX_EFA.
*/


/** \brief D00, Access Enable Register CAN Node 3 0 */

/** Alias (User Manual Name) for CAN0_N3_ACCENNODE0.
* To use register names with standard convension, please use CAN0_N3_ACCENNODE0.
*/


/** \brief D08, Start Address Node 3 */

/** Alias (User Manual Name) for CAN0_N3_STARTADR.
* To use register names with standard convension, please use CAN0_N3_STARTADR.
*/


/** \brief D0C, End Address Node 3 */

/** Alias (User Manual Name) for CAN0_N3_ENDADR.
* To use register names with standard convension, please use CAN0_N3_ENDADR.
*/


/** \brief D10, Interrupt Signalling Register 3 */

/** Alias (User Manual Name) for CAN0_N3_ISREG.
* To use register names with standard convension, please use CAN0_N3_ISREG.
*/


/** \brief D14, Interrupt routing for Groups 1 3 */

/** Alias (User Manual Name) for CAN0_N3_GRINT1.
* To use register names with standard convension, please use CAN0_N3_GRINT1.
*/


/** \brief D18, Interrupt routing for Groups 2 3 */

/** Alias (User Manual Name) for CAN0_N3_GRINT2.
* To use register names with standard convension, please use CAN0_N3_GRINT2.
*/


/** \brief D20, Node 3 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN0_N3_NT_CCR.
* To use register names with standard convension, please use CAN0_N3_NT_CCR.
*/


/** \brief D24, Node 3 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N3_NT_ATTR.
* To use register names with standard convension, please use CAN0_N3_NT_ATTR.
*/


/** \brief D28, Node 3 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N3_NT_BTTR.
* To use register names with standard convension, please use CAN0_N3_NT_BTTR.
*/


/** \brief D2C, Node 3 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN0_N3_NT_CTTR.
* To use register names with standard convension, please use CAN0_N3_NT_CTTR.
*/


/** \brief D30, Node 3 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN0_N3_NT_RTR.
* To use register names with standard convension, please use CAN0_N3_NT_RTR.
*/


/** \brief D40, Node 3 Port Control Register */

/** Alias (User Manual Name) for CAN0_N3_NPCR.
* To use register names with standard convension, please use CAN0_N3_NPCR.
*/


/** \brief E00, Core Release Register 3 */

/** Alias (User Manual Name) for CAN0_N3_CREL.
* To use register names with standard convension, please use CAN0_N3_CREL.
*/


/** \brief E04, Endian Register 3 */

/** Alias (User Manual Name) for CAN0_N3_ENDN.
* To use register names with standard convension, please use CAN0_N3_ENDN.
*/


/** \brief E0C, Data Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN0_N3_DBTP.
* To use register names with standard convension, please use CAN0_N3_DBTP.
*/


/** \brief E10, Test Register 3 */

/** Alias (User Manual Name) for CAN0_N3_TEST.
* To use register names with standard convension, please use CAN0_N3_TEST.
*/


/** \brief E14, RAM Watchdog 3 */

/** Alias (User Manual Name) for CAN0_N3_RWD.
* To use register names with standard convension, please use CAN0_N3_RWD.
*/


/** \brief E18, CC Control Register 3 */

/** Alias (User Manual Name) for CAN0_N3_CCCR.
* To use register names with standard convension, please use CAN0_N3_CCCR.
*/


/** \brief E1C, Nominal Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN0_N3_NBTP.
* To use register names with standard convension, please use CAN0_N3_NBTP.
*/


/** \brief E20, Timestamp Counter Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_TSCC.
* To use register names with standard convension, please use CAN0_N3_TSCC.
*/


/** \brief E24, Timestamp Counter Value 3 */

/** Alias (User Manual Name) for CAN0_N3_TSCV.
* To use register names with standard convension, please use CAN0_N3_TSCV.
*/


/** \brief E28, Timeout Counter Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_TOCC.
* To use register names with standard convension, please use CAN0_N3_TOCC.
*/


/** \brief E2C, Timeout Counter Value 3 */

/** Alias (User Manual Name) for CAN0_N3_TOCV.
* To use register names with standard convension, please use CAN0_N3_TOCV.
*/


/** \brief E40, Error Counter Register 3 */

/** Alias (User Manual Name) for CAN0_N3_ECR.
* To use register names with standard convension, please use CAN0_N3_ECR.
*/


/** \brief E44, Protocol Status Register 3 */

/** Alias (User Manual Name) for CAN0_N3_PSR.
* To use register names with standard convension, please use CAN0_N3_PSR.
*/


/** \brief E48, Transmitter Delay Compensation Register 3 */

/** Alias (User Manual Name) for CAN0_N3_TDCR.
* To use register names with standard convension, please use CAN0_N3_TDCR.
*/


/** \brief E50, Interrupt Register 3 */

/** Alias (User Manual Name) for CAN0_N3_IR.
* To use register names with standard convension, please use CAN0_N3_IR.
*/


/** \brief E54, Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN0_N3_IE.
* To use register names with standard convension, please use CAN0_N3_IE.
*/


/** \brief E80, Global Filter Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_GFC.
* To use register names with standard convension, please use CAN0_N3_GFC.
*/


/** \brief E84, Standard ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_SIDFC.
* To use register names with standard convension, please use CAN0_N3_SIDFC.
*/


/** \brief E88, Extended ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_XIDFC.
* To use register names with standard convension, please use CAN0_N3_XIDFC.
*/


/** \brief E90, Extended ID AND Mask 3 */

/** Alias (User Manual Name) for CAN0_N3_XIDAM.
* To use register names with standard convension, please use CAN0_N3_XIDAM.
*/


/** \brief E94, High Priority Message Status 3 */

/** Alias (User Manual Name) for CAN0_N3_HPMS.
* To use register names with standard convension, please use CAN0_N3_HPMS.
*/


/** \brief E98, New Data 1 3 */

/** Alias (User Manual Name) for CAN0_N3_NDAT1.
* To use register names with standard convension, please use CAN0_N3_NDAT1.
*/


/** \brief E9C, New Data 2 3 */

/** Alias (User Manual Name) for CAN0_N3_NDAT2.
* To use register names with standard convension, please use CAN0_N3_NDAT2.
*/


/** \brief EA0, Rx FIFO 0 Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F0C.
* To use register names with standard convension, please use CAN0_N3_RX_F0C.
*/


/** \brief EA4, Rx FIFO 0 Status 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F0S.
* To use register names with standard convension, please use CAN0_N3_RX_F0S.
*/


/** \brief EA8, Rx FIFO 0 Acknowledge 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F0A.
* To use register names with standard convension, please use CAN0_N3_RX_F0A.
*/


/** \brief EAC, Rx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_BC.
* To use register names with standard convension, please use CAN0_N3_RX_BC.
*/


/** \brief EB0, Rx FIFO 1 Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F1C.
* To use register names with standard convension, please use CAN0_N3_RX_F1C.
*/


/** \brief EB4, Rx FIFO 1 Status 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F1S.
* To use register names with standard convension, please use CAN0_N3_RX_F1S.
*/


/** \brief EB8, Rx FIFO 1 Acknowledge 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_F1A.
* To use register names with standard convension, please use CAN0_N3_RX_F1A.
*/


/** \brief EBC, Rx Buffer/FIFO Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_RX_ESC.
* To use register names with standard convension, please use CAN0_N3_RX_ESC.
*/


/** \brief EC0, Tx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BC.
* To use register names with standard convension, please use CAN0_N3_TX_BC.
*/


/** \brief EC4, Tx FIFO/Queue Status 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_FQS.
* To use register names with standard convension, please use CAN0_N3_TX_FQS.
*/


/** \brief EC8, Tx Buffer Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_ESC.
* To use register names with standard convension, please use CAN0_N3_TX_ESC.
*/


/** \brief ECC, Tx Buffer Request Pending 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BRP.
* To use register names with standard convension, please use CAN0_N3_TX_BRP.
*/


/** \brief ED0, Tx Buffer Add Request 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BAR.
* To use register names with standard convension, please use CAN0_N3_TX_BAR.
*/


/** \brief ED4, Tx Buffer Cancellation Request 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BCR.
* To use register names with standard convension, please use CAN0_N3_TX_BCR.
*/


/** \brief ED8, Tx Buffer Transmission Occurred 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BTO.
* To use register names with standard convension, please use CAN0_N3_TX_BTO.
*/


/** \brief EDC, Tx Buffer Cancellation Finished 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BCF.
* To use register names with standard convension, please use CAN0_N3_TX_BCF.
*/


/** \brief EE0, Tx Buffer Transmission Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BTIE.
* To use register names with standard convension, please use CAN0_N3_TX_BTIE.
*/


/** \brief EE4, Tx Buffer Cancellation Finished Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_BCIE.
* To use register names with standard convension, please use CAN0_N3_TX_BCIE.
*/


/** \brief EF0, Tx Event FIFO Configuration 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_EFC.
* To use register names with standard convension, please use CAN0_N3_TX_EFC.
*/


/** \brief EF4, Tx Event FIFO Status 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_EFS.
* To use register names with standard convension, please use CAN0_N3_TX_EFS.
*/


/** \brief EF8, Tx Event FIFO Acknowledge 3 */

/** Alias (User Manual Name) for CAN0_N3_TX_EFA.
* To use register names with standard convension, please use CAN0_N3_TX_EFA.
*/


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can1
 * \{  */
/** \brief 0, Embedded SRAM for messages */


/** \brief 0, CAN Clock Control Register */


/** \brief 8, Module Identification Register */


/** \brief 30, Module Control Register */


/** \brief DC, Access Enable Register Control 0 */


/** \brief E8, OCDS Control and Status */


/** \brief EC, Kernel Reset Status Clear Register */


/** \brief F0, Kernel Reset Register 1 */


/** \brief F4, Kernel Reset Register 0 */


/** \brief FC, Access Enable Register 0 */


/** \brief 100, Access Enable Register CAN Node 0 0 */

/** Alias (User Manual Name) for CAN1_N0_ACCENNODE0.
* To use register names with standard convension, please use CAN1_N0_ACCENNODE0.
*/


/** \brief 108, Start Address Node 0 */

/** Alias (User Manual Name) for CAN1_N0_STARTADR.
* To use register names with standard convension, please use CAN1_N0_STARTADR.
*/


/** \brief 10C, End Address Node 0 */

/** Alias (User Manual Name) for CAN1_N0_ENDADR.
* To use register names with standard convension, please use CAN1_N0_ENDADR.
*/


/** \brief 110, Interrupt Signalling Register 0 */

/** Alias (User Manual Name) for CAN1_N0_ISREG.
* To use register names with standard convension, please use CAN1_N0_ISREG.
*/


/** \brief 114, Interrupt routing for Groups 1 0 */

/** Alias (User Manual Name) for CAN1_N0_GRINT1.
* To use register names with standard convension, please use CAN1_N0_GRINT1.
*/


/** \brief 118, Interrupt routing for Groups 2 0 */

/** Alias (User Manual Name) for CAN1_N0_GRINT2.
* To use register names with standard convension, please use CAN1_N0_GRINT2.
*/


/** \brief 120, Node 0 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN1_N0_NT_CCR.
* To use register names with standard convension, please use CAN1_N0_NT_CCR.
*/


/** \brief 124, Node 0 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N0_NT_ATTR.
* To use register names with standard convension, please use CAN1_N0_NT_ATTR.
*/


/** \brief 128, Node 0 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N0_NT_BTTR.
* To use register names with standard convension, please use CAN1_N0_NT_BTTR.
*/


/** \brief 12C, Node 0 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N0_NT_CTTR.
* To use register names with standard convension, please use CAN1_N0_NT_CTTR.
*/


/** \brief 130, Node 0 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN1_N0_NT_RTR.
* To use register names with standard convension, please use CAN1_N0_NT_RTR.
*/


/** \brief 140, Node 0 Port Control Register */

/** Alias (User Manual Name) for CAN1_N0_NPCR.
* To use register names with standard convension, please use CAN1_N0_NPCR.
*/


/** \brief 200, Core Release Register 0 */

/** Alias (User Manual Name) for CAN1_N0_CREL.
* To use register names with standard convension, please use CAN1_N0_CREL.
*/


/** \brief 204, Endian Register 0 */

/** Alias (User Manual Name) for CAN1_N0_ENDN.
* To use register names with standard convension, please use CAN1_N0_ENDN.
*/


/** \brief 20C, Data Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN1_N0_DBTP.
* To use register names with standard convension, please use CAN1_N0_DBTP.
*/


/** \brief 210, Test Register 0 */

/** Alias (User Manual Name) for CAN1_N0_TEST.
* To use register names with standard convension, please use CAN1_N0_TEST.
*/


/** \brief 214, RAM Watchdog 0 */

/** Alias (User Manual Name) for CAN1_N0_RWD.
* To use register names with standard convension, please use CAN1_N0_RWD.
*/


/** \brief 218, CC Control Register 0 */

/** Alias (User Manual Name) for CAN1_N0_CCCR.
* To use register names with standard convension, please use CAN1_N0_CCCR.
*/


/** \brief 21C, Nominal Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN1_N0_NBTP.
* To use register names with standard convension, please use CAN1_N0_NBTP.
*/


/** \brief 220, Timestamp Counter Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_TSCC.
* To use register names with standard convension, please use CAN1_N0_TSCC.
*/


/** \brief 224, Timestamp Counter Value 0 */

/** Alias (User Manual Name) for CAN1_N0_TSCV.
* To use register names with standard convension, please use CAN1_N0_TSCV.
*/


/** \brief 228, Timeout Counter Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_TOCC.
* To use register names with standard convension, please use CAN1_N0_TOCC.
*/


/** \brief 22C, Timeout Counter Value 0 */

/** Alias (User Manual Name) for CAN1_N0_TOCV.
* To use register names with standard convension, please use CAN1_N0_TOCV.
*/


/** \brief 240, Error Counter Register 0 */

/** Alias (User Manual Name) for CAN1_N0_ECR.
* To use register names with standard convension, please use CAN1_N0_ECR.
*/


/** \brief 244, Protocol Status Register 0 */

/** Alias (User Manual Name) for CAN1_N0_PSR.
* To use register names with standard convension, please use CAN1_N0_PSR.
*/


/** \brief 248, Transmitter Delay Compensation Register 0 */

/** Alias (User Manual Name) for CAN1_N0_TDCR.
* To use register names with standard convension, please use CAN1_N0_TDCR.
*/


/** \brief 250, Interrupt Register 0 */

/** Alias (User Manual Name) for CAN1_N0_IR.
* To use register names with standard convension, please use CAN1_N0_IR.
*/


/** \brief 254, Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN1_N0_IE.
* To use register names with standard convension, please use CAN1_N0_IE.
*/


/** \brief 280, Global Filter Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_GFC.
* To use register names with standard convension, please use CAN1_N0_GFC.
*/


/** \brief 284, Standard ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_SIDFC.
* To use register names with standard convension, please use CAN1_N0_SIDFC.
*/


/** \brief 288, Extended ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_XIDFC.
* To use register names with standard convension, please use CAN1_N0_XIDFC.
*/


/** \brief 290, Extended ID AND Mask 0 */

/** Alias (User Manual Name) for CAN1_N0_XIDAM.
* To use register names with standard convension, please use CAN1_N0_XIDAM.
*/


/** \brief 294, High Priority Message Status 0 */

/** Alias (User Manual Name) for CAN1_N0_HPMS.
* To use register names with standard convension, please use CAN1_N0_HPMS.
*/


/** \brief 298, New Data 1 0 */

/** Alias (User Manual Name) for CAN1_N0_NDAT1.
* To use register names with standard convension, please use CAN1_N0_NDAT1.
*/


/** \brief 29C, New Data 2 0 */

/** Alias (User Manual Name) for CAN1_N0_NDAT2.
* To use register names with standard convension, please use CAN1_N0_NDAT2.
*/


/** \brief 2A0, Rx FIFO 0 Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F0C.
* To use register names with standard convension, please use CAN1_N0_RX_F0C.
*/


/** \brief 2A4, Rx FIFO 0 Status 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F0S.
* To use register names with standard convension, please use CAN1_N0_RX_F0S.
*/


/** \brief 2A8, Rx FIFO 0 Acknowledge 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F0A.
* To use register names with standard convension, please use CAN1_N0_RX_F0A.
*/


/** \brief 2AC, Rx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_BC.
* To use register names with standard convension, please use CAN1_N0_RX_BC.
*/


/** \brief 2B0, Rx FIFO 1 Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F1C.
* To use register names with standard convension, please use CAN1_N0_RX_F1C.
*/


/** \brief 2B4, Rx FIFO 1 Status 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F1S.
* To use register names with standard convension, please use CAN1_N0_RX_F1S.
*/


/** \brief 2B8, Rx FIFO 1 Acknowledge 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_F1A.
* To use register names with standard convension, please use CAN1_N0_RX_F1A.
*/


/** \brief 2BC, Rx Buffer/FIFO Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_RX_ESC.
* To use register names with standard convension, please use CAN1_N0_RX_ESC.
*/


/** \brief 2C0, Tx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BC.
* To use register names with standard convension, please use CAN1_N0_TX_BC.
*/


/** \brief 2C4, Tx FIFO/Queue Status 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_FQS.
* To use register names with standard convension, please use CAN1_N0_TX_FQS.
*/


/** \brief 2C8, Tx Buffer Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_ESC.
* To use register names with standard convension, please use CAN1_N0_TX_ESC.
*/


/** \brief 2CC, Tx Buffer Request Pending 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BRP.
* To use register names with standard convension, please use CAN1_N0_TX_BRP.
*/


/** \brief 2D0, Tx Buffer Add Request 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BAR.
* To use register names with standard convension, please use CAN1_N0_TX_BAR.
*/


/** \brief 2D4, Tx Buffer Cancellation Request 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BCR.
* To use register names with standard convension, please use CAN1_N0_TX_BCR.
*/


/** \brief 2D8, Tx Buffer Transmission Occurred 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BTO.
* To use register names with standard convension, please use CAN1_N0_TX_BTO.
*/


/** \brief 2DC, Tx Buffer Cancellation Finished 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BCF.
* To use register names with standard convension, please use CAN1_N0_TX_BCF.
*/


/** \brief 2E0, Tx Buffer Transmission Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BTIE.
* To use register names with standard convension, please use CAN1_N0_TX_BTIE.
*/


/** \brief 2E4, Tx Buffer Cancellation Finished Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_BCIE.
* To use register names with standard convension, please use CAN1_N0_TX_BCIE.
*/


/** \brief 2F0, Tx Event FIFO Configuration 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_EFC.
* To use register names with standard convension, please use CAN1_N0_TX_EFC.
*/


/** \brief 2F4, Tx Event FIFO Status 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_EFS.
* To use register names with standard convension, please use CAN1_N0_TX_EFS.
*/


/** \brief 2F8, Tx Event FIFO Acknowledge 0 */

/** Alias (User Manual Name) for CAN1_N0_TX_EFA.
* To use register names with standard convension, please use CAN1_N0_TX_EFA.
*/


/** \brief 500, Access Enable Register CAN Node 1 0 */

/** Alias (User Manual Name) for CAN1_N1_ACCENNODE0.
* To use register names with standard convension, please use CAN1_N1_ACCENNODE0.
*/


/** \brief 508, Start Address Node 1 */

/** Alias (User Manual Name) for CAN1_N1_STARTADR.
* To use register names with standard convension, please use CAN1_N1_STARTADR.
*/


/** \brief 50C, End Address Node 1 */

/** Alias (User Manual Name) for CAN1_N1_ENDADR.
* To use register names with standard convension, please use CAN1_N1_ENDADR.
*/


/** \brief 510, Interrupt Signalling Register 1 */

/** Alias (User Manual Name) for CAN1_N1_ISREG.
* To use register names with standard convension, please use CAN1_N1_ISREG.
*/


/** \brief 514, Interrupt routing for Groups 1 1 */

/** Alias (User Manual Name) for CAN1_N1_GRINT1.
* To use register names with standard convension, please use CAN1_N1_GRINT1.
*/


/** \brief 518, Interrupt routing for Groups 2 1 */

/** Alias (User Manual Name) for CAN1_N1_GRINT2.
* To use register names with standard convension, please use CAN1_N1_GRINT2.
*/


/** \brief 520, Node 1 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN1_N1_NT_CCR.
* To use register names with standard convension, please use CAN1_N1_NT_CCR.
*/


/** \brief 524, Node 1 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N1_NT_ATTR.
* To use register names with standard convension, please use CAN1_N1_NT_ATTR.
*/


/** \brief 528, Node 1 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N1_NT_BTTR.
* To use register names with standard convension, please use CAN1_N1_NT_BTTR.
*/


/** \brief 52C, Node 1 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N1_NT_CTTR.
* To use register names with standard convension, please use CAN1_N1_NT_CTTR.
*/


/** \brief 530, Node 1 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN1_N1_NT_RTR.
* To use register names with standard convension, please use CAN1_N1_NT_RTR.
*/


/** \brief 540, Node 1 Port Control Register */

/** Alias (User Manual Name) for CAN1_N1_NPCR.
* To use register names with standard convension, please use CAN1_N1_NPCR.
*/


/** \brief 600, Core Release Register 1 */

/** Alias (User Manual Name) for CAN1_N1_CREL.
* To use register names with standard convension, please use CAN1_N1_CREL.
*/


/** \brief 604, Endian Register 1 */

/** Alias (User Manual Name) for CAN1_N1_ENDN.
* To use register names with standard convension, please use CAN1_N1_ENDN.
*/


/** \brief 60C, Data Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN1_N1_DBTP.
* To use register names with standard convension, please use CAN1_N1_DBTP.
*/


/** \brief 610, Test Register 1 */

/** Alias (User Manual Name) for CAN1_N1_TEST.
* To use register names with standard convension, please use CAN1_N1_TEST.
*/


/** \brief 614, RAM Watchdog 1 */

/** Alias (User Manual Name) for CAN1_N1_RWD.
* To use register names with standard convension, please use CAN1_N1_RWD.
*/


/** \brief 618, CC Control Register 1 */

/** Alias (User Manual Name) for CAN1_N1_CCCR.
* To use register names with standard convension, please use CAN1_N1_CCCR.
*/


/** \brief 61C, Nominal Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN1_N1_NBTP.
* To use register names with standard convension, please use CAN1_N1_NBTP.
*/


/** \brief 620, Timestamp Counter Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_TSCC.
* To use register names with standard convension, please use CAN1_N1_TSCC.
*/


/** \brief 624, Timestamp Counter Value 1 */

/** Alias (User Manual Name) for CAN1_N1_TSCV.
* To use register names with standard convension, please use CAN1_N1_TSCV.
*/


/** \brief 628, Timeout Counter Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_TOCC.
* To use register names with standard convension, please use CAN1_N1_TOCC.
*/


/** \brief 62C, Timeout Counter Value 1 */

/** Alias (User Manual Name) for CAN1_N1_TOCV.
* To use register names with standard convension, please use CAN1_N1_TOCV.
*/


/** \brief 640, Error Counter Register 1 */

/** Alias (User Manual Name) for CAN1_N1_ECR.
* To use register names with standard convension, please use CAN1_N1_ECR.
*/


/** \brief 644, Protocol Status Register 1 */

/** Alias (User Manual Name) for CAN1_N1_PSR.
* To use register names with standard convension, please use CAN1_N1_PSR.
*/


/** \brief 648, Transmitter Delay Compensation Register 1 */

/** Alias (User Manual Name) for CAN1_N1_TDCR.
* To use register names with standard convension, please use CAN1_N1_TDCR.
*/


/** \brief 650, Interrupt Register 1 */

/** Alias (User Manual Name) for CAN1_N1_IR.
* To use register names with standard convension, please use CAN1_N1_IR.
*/


/** \brief 654, Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN1_N1_IE.
* To use register names with standard convension, please use CAN1_N1_IE.
*/


/** \brief 680, Global Filter Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_GFC.
* To use register names with standard convension, please use CAN1_N1_GFC.
*/


/** \brief 684, Standard ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_SIDFC.
* To use register names with standard convension, please use CAN1_N1_SIDFC.
*/


/** \brief 688, Extended ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_XIDFC.
* To use register names with standard convension, please use CAN1_N1_XIDFC.
*/


/** \brief 690, Extended ID AND Mask 1 */

/** Alias (User Manual Name) for CAN1_N1_XIDAM.
* To use register names with standard convension, please use CAN1_N1_XIDAM.
*/


/** \brief 694, High Priority Message Status 1 */

/** Alias (User Manual Name) for CAN1_N1_HPMS.
* To use register names with standard convension, please use CAN1_N1_HPMS.
*/


/** \brief 698, New Data 1 1 */

/** Alias (User Manual Name) for CAN1_N1_NDAT1.
* To use register names with standard convension, please use CAN1_N1_NDAT1.
*/


/** \brief 69C, New Data 2 1 */

/** Alias (User Manual Name) for CAN1_N1_NDAT2.
* To use register names with standard convension, please use CAN1_N1_NDAT2.
*/


/** \brief 6A0, Rx FIFO 0 Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F0C.
* To use register names with standard convension, please use CAN1_N1_RX_F0C.
*/


/** \brief 6A4, Rx FIFO 0 Status 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F0S.
* To use register names with standard convension, please use CAN1_N1_RX_F0S.
*/


/** \brief 6A8, Rx FIFO 0 Acknowledge 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F0A.
* To use register names with standard convension, please use CAN1_N1_RX_F0A.
*/


/** \brief 6AC, Rx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_BC.
* To use register names with standard convension, please use CAN1_N1_RX_BC.
*/


/** \brief 6B0, Rx FIFO 1 Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F1C.
* To use register names with standard convension, please use CAN1_N1_RX_F1C.
*/


/** \brief 6B4, Rx FIFO 1 Status 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F1S.
* To use register names with standard convension, please use CAN1_N1_RX_F1S.
*/


/** \brief 6B8, Rx FIFO 1 Acknowledge 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_F1A.
* To use register names with standard convension, please use CAN1_N1_RX_F1A.
*/


/** \brief 6BC, Rx Buffer/FIFO Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_RX_ESC.
* To use register names with standard convension, please use CAN1_N1_RX_ESC.
*/


/** \brief 6C0, Tx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BC.
* To use register names with standard convension, please use CAN1_N1_TX_BC.
*/


/** \brief 6C4, Tx FIFO/Queue Status 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_FQS.
* To use register names with standard convension, please use CAN1_N1_TX_FQS.
*/


/** \brief 6C8, Tx Buffer Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_ESC.
* To use register names with standard convension, please use CAN1_N1_TX_ESC.
*/


/** \brief 6CC, Tx Buffer Request Pending 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BRP.
* To use register names with standard convension, please use CAN1_N1_TX_BRP.
*/


/** \brief 6D0, Tx Buffer Add Request 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BAR.
* To use register names with standard convension, please use CAN1_N1_TX_BAR.
*/


/** \brief 6D4, Tx Buffer Cancellation Request 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BCR.
* To use register names with standard convension, please use CAN1_N1_TX_BCR.
*/


/** \brief 6D8, Tx Buffer Transmission Occurred 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BTO.
* To use register names with standard convension, please use CAN1_N1_TX_BTO.
*/


/** \brief 6DC, Tx Buffer Cancellation Finished 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BCF.
* To use register names with standard convension, please use CAN1_N1_TX_BCF.
*/


/** \brief 6E0, Tx Buffer Transmission Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BTIE.
* To use register names with standard convension, please use CAN1_N1_TX_BTIE.
*/


/** \brief 6E4, Tx Buffer Cancellation Finished Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_BCIE.
* To use register names with standard convension, please use CAN1_N1_TX_BCIE.
*/


/** \brief 6F0, Tx Event FIFO Configuration 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_EFC.
* To use register names with standard convension, please use CAN1_N1_TX_EFC.
*/


/** \brief 6F4, Tx Event FIFO Status 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_EFS.
* To use register names with standard convension, please use CAN1_N1_TX_EFS.
*/


/** \brief 6F8, Tx Event FIFO Acknowledge 1 */

/** Alias (User Manual Name) for CAN1_N1_TX_EFA.
* To use register names with standard convension, please use CAN1_N1_TX_EFA.
*/


/** \brief 900, Access Enable Register CAN Node 2 0 */

/** Alias (User Manual Name) for CAN1_N2_ACCENNODE0.
* To use register names with standard convension, please use CAN1_N2_ACCENNODE0.
*/


/** \brief 908, Start Address Node 2 */

/** Alias (User Manual Name) for CAN1_N2_STARTADR.
* To use register names with standard convension, please use CAN1_N2_STARTADR.
*/


/** \brief 90C, End Address Node 2 */

/** Alias (User Manual Name) for CAN1_N2_ENDADR.
* To use register names with standard convension, please use CAN1_N2_ENDADR.
*/


/** \brief 910, Interrupt Signalling Register 2 */

/** Alias (User Manual Name) for CAN1_N2_ISREG.
* To use register names with standard convension, please use CAN1_N2_ISREG.
*/


/** \brief 914, Interrupt routing for Groups 1 2 */

/** Alias (User Manual Name) for CAN1_N2_GRINT1.
* To use register names with standard convension, please use CAN1_N2_GRINT1.
*/


/** \brief 918, Interrupt routing for Groups 2 2 */

/** Alias (User Manual Name) for CAN1_N2_GRINT2.
* To use register names with standard convension, please use CAN1_N2_GRINT2.
*/


/** \brief 920, Node 2 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN1_N2_NT_CCR.
* To use register names with standard convension, please use CAN1_N2_NT_CCR.
*/


/** \brief 924, Node 2 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N2_NT_ATTR.
* To use register names with standard convension, please use CAN1_N2_NT_ATTR.
*/


/** \brief 928, Node 2 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N2_NT_BTTR.
* To use register names with standard convension, please use CAN1_N2_NT_BTTR.
*/


/** \brief 92C, Node 2 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N2_NT_CTTR.
* To use register names with standard convension, please use CAN1_N2_NT_CTTR.
*/


/** \brief 930, Node 2 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN1_N2_NT_RTR.
* To use register names with standard convension, please use CAN1_N2_NT_RTR.
*/


/** \brief 940, Node 2 Port Control Register */

/** Alias (User Manual Name) for CAN1_N2_NPCR.
* To use register names with standard convension, please use CAN1_N2_NPCR.
*/


/** \brief A00, Core Release Register 2 */

/** Alias (User Manual Name) for CAN1_N2_CREL.
* To use register names with standard convension, please use CAN1_N2_CREL.
*/


/** \brief A04, Endian Register 2 */

/** Alias (User Manual Name) for CAN1_N2_ENDN.
* To use register names with standard convension, please use CAN1_N2_ENDN.
*/


/** \brief A0C, Data Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN1_N2_DBTP.
* To use register names with standard convension, please use CAN1_N2_DBTP.
*/


/** \brief A10, Test Register 2 */

/** Alias (User Manual Name) for CAN1_N2_TEST.
* To use register names with standard convension, please use CAN1_N2_TEST.
*/


/** \brief A14, RAM Watchdog 2 */

/** Alias (User Manual Name) for CAN1_N2_RWD.
* To use register names with standard convension, please use CAN1_N2_RWD.
*/


/** \brief A18, CC Control Register 2 */

/** Alias (User Manual Name) for CAN1_N2_CCCR.
* To use register names with standard convension, please use CAN1_N2_CCCR.
*/


/** \brief A1C, Nominal Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN1_N2_NBTP.
* To use register names with standard convension, please use CAN1_N2_NBTP.
*/


/** \brief A20, Timestamp Counter Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_TSCC.
* To use register names with standard convension, please use CAN1_N2_TSCC.
*/


/** \brief A24, Timestamp Counter Value 2 */

/** Alias (User Manual Name) for CAN1_N2_TSCV.
* To use register names with standard convension, please use CAN1_N2_TSCV.
*/


/** \brief A28, Timeout Counter Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_TOCC.
* To use register names with standard convension, please use CAN1_N2_TOCC.
*/


/** \brief A2C, Timeout Counter Value 2 */

/** Alias (User Manual Name) for CAN1_N2_TOCV.
* To use register names with standard convension, please use CAN1_N2_TOCV.
*/


/** \brief A40, Error Counter Register 2 */

/** Alias (User Manual Name) for CAN1_N2_ECR.
* To use register names with standard convension, please use CAN1_N2_ECR.
*/


/** \brief A44, Protocol Status Register 2 */

/** Alias (User Manual Name) for CAN1_N2_PSR.
* To use register names with standard convension, please use CAN1_N2_PSR.
*/


/** \brief A48, Transmitter Delay Compensation Register 2 */

/** Alias (User Manual Name) for CAN1_N2_TDCR.
* To use register names with standard convension, please use CAN1_N2_TDCR.
*/


/** \brief A50, Interrupt Register 2 */

/** Alias (User Manual Name) for CAN1_N2_IR.
* To use register names with standard convension, please use CAN1_N2_IR.
*/


/** \brief A54, Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN1_N2_IE.
* To use register names with standard convension, please use CAN1_N2_IE.
*/


/** \brief A80, Global Filter Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_GFC.
* To use register names with standard convension, please use CAN1_N2_GFC.
*/


/** \brief A84, Standard ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_SIDFC.
* To use register names with standard convension, please use CAN1_N2_SIDFC.
*/


/** \brief A88, Extended ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_XIDFC.
* To use register names with standard convension, please use CAN1_N2_XIDFC.
*/


/** \brief A90, Extended ID AND Mask 2 */

/** Alias (User Manual Name) for CAN1_N2_XIDAM.
* To use register names with standard convension, please use CAN1_N2_XIDAM.
*/


/** \brief A94, High Priority Message Status 2 */

/** Alias (User Manual Name) for CAN1_N2_HPMS.
* To use register names with standard convension, please use CAN1_N2_HPMS.
*/


/** \brief A98, New Data 1 2 */

/** Alias (User Manual Name) for CAN1_N2_NDAT1.
* To use register names with standard convension, please use CAN1_N2_NDAT1.
*/


/** \brief A9C, New Data 2 2 */

/** Alias (User Manual Name) for CAN1_N2_NDAT2.
* To use register names with standard convension, please use CAN1_N2_NDAT2.
*/


/** \brief AA0, Rx FIFO 0 Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F0C.
* To use register names with standard convension, please use CAN1_N2_RX_F0C.
*/


/** \brief AA4, Rx FIFO 0 Status 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F0S.
* To use register names with standard convension, please use CAN1_N2_RX_F0S.
*/


/** \brief AA8, Rx FIFO 0 Acknowledge 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F0A.
* To use register names with standard convension, please use CAN1_N2_RX_F0A.
*/


/** \brief AAC, Rx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_BC.
* To use register names with standard convension, please use CAN1_N2_RX_BC.
*/


/** \brief AB0, Rx FIFO 1 Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F1C.
* To use register names with standard convension, please use CAN1_N2_RX_F1C.
*/


/** \brief AB4, Rx FIFO 1 Status 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F1S.
* To use register names with standard convension, please use CAN1_N2_RX_F1S.
*/


/** \brief AB8, Rx FIFO 1 Acknowledge 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_F1A.
* To use register names with standard convension, please use CAN1_N2_RX_F1A.
*/


/** \brief ABC, Rx Buffer/FIFO Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_RX_ESC.
* To use register names with standard convension, please use CAN1_N2_RX_ESC.
*/


/** \brief AC0, Tx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BC.
* To use register names with standard convension, please use CAN1_N2_TX_BC.
*/


/** \brief AC4, Tx FIFO/Queue Status 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_FQS.
* To use register names with standard convension, please use CAN1_N2_TX_FQS.
*/


/** \brief AC8, Tx Buffer Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_ESC.
* To use register names with standard convension, please use CAN1_N2_TX_ESC.
*/


/** \brief ACC, Tx Buffer Request Pending 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BRP.
* To use register names with standard convension, please use CAN1_N2_TX_BRP.
*/


/** \brief AD0, Tx Buffer Add Request 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BAR.
* To use register names with standard convension, please use CAN1_N2_TX_BAR.
*/


/** \brief AD4, Tx Buffer Cancellation Request 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BCR.
* To use register names with standard convension, please use CAN1_N2_TX_BCR.
*/


/** \brief AD8, Tx Buffer Transmission Occurred 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BTO.
* To use register names with standard convension, please use CAN1_N2_TX_BTO.
*/


/** \brief ADC, Tx Buffer Cancellation Finished 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BCF.
* To use register names with standard convension, please use CAN1_N2_TX_BCF.
*/


/** \brief AE0, Tx Buffer Transmission Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BTIE.
* To use register names with standard convension, please use CAN1_N2_TX_BTIE.
*/


/** \brief AE4, Tx Buffer Cancellation Finished Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_BCIE.
* To use register names with standard convension, please use CAN1_N2_TX_BCIE.
*/


/** \brief AF0, Tx Event FIFO Configuration 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_EFC.
* To use register names with standard convension, please use CAN1_N2_TX_EFC.
*/


/** \brief AF4, Tx Event FIFO Status 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_EFS.
* To use register names with standard convension, please use CAN1_N2_TX_EFS.
*/


/** \brief AF8, Tx Event FIFO Acknowledge 2 */

/** Alias (User Manual Name) for CAN1_N2_TX_EFA.
* To use register names with standard convension, please use CAN1_N2_TX_EFA.
*/


/** \brief D00, Access Enable Register CAN Node 3 0 */

/** Alias (User Manual Name) for CAN1_N3_ACCENNODE0.
* To use register names with standard convension, please use CAN1_N3_ACCENNODE0.
*/


/** \brief D08, Start Address Node 3 */

/** Alias (User Manual Name) for CAN1_N3_STARTADR.
* To use register names with standard convension, please use CAN1_N3_STARTADR.
*/


/** \brief D0C, End Address Node 3 */

/** Alias (User Manual Name) for CAN1_N3_ENDADR.
* To use register names with standard convension, please use CAN1_N3_ENDADR.
*/


/** \brief D10, Interrupt Signalling Register 3 */

/** Alias (User Manual Name) for CAN1_N3_ISREG.
* To use register names with standard convension, please use CAN1_N3_ISREG.
*/


/** \brief D14, Interrupt routing for Groups 1 3 */

/** Alias (User Manual Name) for CAN1_N3_GRINT1.
* To use register names with standard convension, please use CAN1_N3_GRINT1.
*/


/** \brief D18, Interrupt routing for Groups 2 3 */

/** Alias (User Manual Name) for CAN1_N3_GRINT2.
* To use register names with standard convension, please use CAN1_N3_GRINT2.
*/


/** \brief D20, Node 3 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN1_N3_NT_CCR.
* To use register names with standard convension, please use CAN1_N3_NT_CCR.
*/


/** \brief D24, Node 3 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N3_NT_ATTR.
* To use register names with standard convension, please use CAN1_N3_NT_ATTR.
*/


/** \brief D28, Node 3 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N3_NT_BTTR.
* To use register names with standard convension, please use CAN1_N3_NT_BTTR.
*/


/** \brief D2C, Node 3 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN1_N3_NT_CTTR.
* To use register names with standard convension, please use CAN1_N3_NT_CTTR.
*/


/** \brief D30, Node 3 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN1_N3_NT_RTR.
* To use register names with standard convension, please use CAN1_N3_NT_RTR.
*/


/** \brief D40, Node 3 Port Control Register */

/** Alias (User Manual Name) for CAN1_N3_NPCR.
* To use register names with standard convension, please use CAN1_N3_NPCR.
*/


/** \brief E00, Core Release Register 3 */

/** Alias (User Manual Name) for CAN1_N3_CREL.
* To use register names with standard convension, please use CAN1_N3_CREL.
*/


/** \brief E04, Endian Register 3 */

/** Alias (User Manual Name) for CAN1_N3_ENDN.
* To use register names with standard convension, please use CAN1_N3_ENDN.
*/


/** \brief E0C, Data Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN1_N3_DBTP.
* To use register names with standard convension, please use CAN1_N3_DBTP.
*/


/** \brief E10, Test Register 3 */

/** Alias (User Manual Name) for CAN1_N3_TEST.
* To use register names with standard convension, please use CAN1_N3_TEST.
*/


/** \brief E14, RAM Watchdog 3 */

/** Alias (User Manual Name) for CAN1_N3_RWD.
* To use register names with standard convension, please use CAN1_N3_RWD.
*/


/** \brief E18, CC Control Register 3 */

/** Alias (User Manual Name) for CAN1_N3_CCCR.
* To use register names with standard convension, please use CAN1_N3_CCCR.
*/


/** \brief E1C, Nominal Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN1_N3_NBTP.
* To use register names with standard convension, please use CAN1_N3_NBTP.
*/


/** \brief E20, Timestamp Counter Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_TSCC.
* To use register names with standard convension, please use CAN1_N3_TSCC.
*/


/** \brief E24, Timestamp Counter Value 3 */

/** Alias (User Manual Name) for CAN1_N3_TSCV.
* To use register names with standard convension, please use CAN1_N3_TSCV.
*/


/** \brief E28, Timeout Counter Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_TOCC.
* To use register names with standard convension, please use CAN1_N3_TOCC.
*/


/** \brief E2C, Timeout Counter Value 3 */

/** Alias (User Manual Name) for CAN1_N3_TOCV.
* To use register names with standard convension, please use CAN1_N3_TOCV.
*/


/** \brief E40, Error Counter Register 3 */

/** Alias (User Manual Name) for CAN1_N3_ECR.
* To use register names with standard convension, please use CAN1_N3_ECR.
*/


/** \brief E44, Protocol Status Register 3 */

/** Alias (User Manual Name) for CAN1_N3_PSR.
* To use register names with standard convension, please use CAN1_N3_PSR.
*/


/** \brief E48, Transmitter Delay Compensation Register 3 */

/** Alias (User Manual Name) for CAN1_N3_TDCR.
* To use register names with standard convension, please use CAN1_N3_TDCR.
*/


/** \brief E50, Interrupt Register 3 */

/** Alias (User Manual Name) for CAN1_N3_IR.
* To use register names with standard convension, please use CAN1_N3_IR.
*/


/** \brief E54, Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN1_N3_IE.
* To use register names with standard convension, please use CAN1_N3_IE.
*/


/** \brief E80, Global Filter Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_GFC.
* To use register names with standard convension, please use CAN1_N3_GFC.
*/


/** \brief E84, Standard ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_SIDFC.
* To use register names with standard convension, please use CAN1_N3_SIDFC.
*/


/** \brief E88, Extended ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_XIDFC.
* To use register names with standard convension, please use CAN1_N3_XIDFC.
*/


/** \brief E90, Extended ID AND Mask 3 */

/** Alias (User Manual Name) for CAN1_N3_XIDAM.
* To use register names with standard convension, please use CAN1_N3_XIDAM.
*/


/** \brief E94, High Priority Message Status 3 */

/** Alias (User Manual Name) for CAN1_N3_HPMS.
* To use register names with standard convension, please use CAN1_N3_HPMS.
*/


/** \brief E98, New Data 1 3 */

/** Alias (User Manual Name) for CAN1_N3_NDAT1.
* To use register names with standard convension, please use CAN1_N3_NDAT1.
*/


/** \brief E9C, New Data 2 3 */

/** Alias (User Manual Name) for CAN1_N3_NDAT2.
* To use register names with standard convension, please use CAN1_N3_NDAT2.
*/


/** \brief EA0, Rx FIFO 0 Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F0C.
* To use register names with standard convension, please use CAN1_N3_RX_F0C.
*/


/** \brief EA4, Rx FIFO 0 Status 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F0S.
* To use register names with standard convension, please use CAN1_N3_RX_F0S.
*/


/** \brief EA8, Rx FIFO 0 Acknowledge 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F0A.
* To use register names with standard convension, please use CAN1_N3_RX_F0A.
*/


/** \brief EAC, Rx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_BC.
* To use register names with standard convension, please use CAN1_N3_RX_BC.
*/


/** \brief EB0, Rx FIFO 1 Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F1C.
* To use register names with standard convension, please use CAN1_N3_RX_F1C.
*/


/** \brief EB4, Rx FIFO 1 Status 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F1S.
* To use register names with standard convension, please use CAN1_N3_RX_F1S.
*/


/** \brief EB8, Rx FIFO 1 Acknowledge 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_F1A.
* To use register names with standard convension, please use CAN1_N3_RX_F1A.
*/


/** \brief EBC, Rx Buffer/FIFO Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_RX_ESC.
* To use register names with standard convension, please use CAN1_N3_RX_ESC.
*/


/** \brief EC0, Tx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BC.
* To use register names with standard convension, please use CAN1_N3_TX_BC.
*/


/** \brief EC4, Tx FIFO/Queue Status 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_FQS.
* To use register names with standard convension, please use CAN1_N3_TX_FQS.
*/


/** \brief EC8, Tx Buffer Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_ESC.
* To use register names with standard convension, please use CAN1_N3_TX_ESC.
*/


/** \brief ECC, Tx Buffer Request Pending 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BRP.
* To use register names with standard convension, please use CAN1_N3_TX_BRP.
*/


/** \brief ED0, Tx Buffer Add Request 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BAR.
* To use register names with standard convension, please use CAN1_N3_TX_BAR.
*/


/** \brief ED4, Tx Buffer Cancellation Request 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BCR.
* To use register names with standard convension, please use CAN1_N3_TX_BCR.
*/


/** \brief ED8, Tx Buffer Transmission Occurred 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BTO.
* To use register names with standard convension, please use CAN1_N3_TX_BTO.
*/


/** \brief EDC, Tx Buffer Cancellation Finished 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BCF.
* To use register names with standard convension, please use CAN1_N3_TX_BCF.
*/


/** \brief EE0, Tx Buffer Transmission Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BTIE.
* To use register names with standard convension, please use CAN1_N3_TX_BTIE.
*/


/** \brief EE4, Tx Buffer Cancellation Finished Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_BCIE.
* To use register names with standard convension, please use CAN1_N3_TX_BCIE.
*/


/** \brief EF0, Tx Event FIFO Configuration 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_EFC.
* To use register names with standard convension, please use CAN1_N3_TX_EFC.
*/


/** \brief EF4, Tx Event FIFO Status 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_EFS.
* To use register names with standard convension, please use CAN1_N3_TX_EFS.
*/


/** \brief EF8, Tx Event FIFO Acknowledge 3 */

/** Alias (User Manual Name) for CAN1_N3_TX_EFA.
* To use register names with standard convension, please use CAN1_N3_TX_EFA.
*/


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can2
 * \{  */
/** \brief 0, Embedded SRAM for messages */


/** \brief 0, CAN Clock Control Register */


/** \brief 8, Module Identification Register */


/** \brief 30, Module Control Register */


/** \brief DC, Access Enable Register Control 0 */


/** \brief E8, OCDS Control and Status */


/** \brief EC, Kernel Reset Status Clear Register */


/** \brief F0, Kernel Reset Register 1 */


/** \brief F4, Kernel Reset Register 0 */


/** \brief FC, Access Enable Register 0 */


/** \brief 100, Access Enable Register CAN Node 0 0 */

/** Alias (User Manual Name) for CAN2_N0_ACCENNODE0.
* To use register names with standard convension, please use CAN2_N0_ACCENNODE0.
*/


/** \brief 108, Start Address Node 0 */

/** Alias (User Manual Name) for CAN2_N0_STARTADR.
* To use register names with standard convension, please use CAN2_N0_STARTADR.
*/


/** \brief 10C, End Address Node 0 */

/** Alias (User Manual Name) for CAN2_N0_ENDADR.
* To use register names with standard convension, please use CAN2_N0_ENDADR.
*/


/** \brief 110, Interrupt Signalling Register 0 */

/** Alias (User Manual Name) for CAN2_N0_ISREG.
* To use register names with standard convension, please use CAN2_N0_ISREG.
*/


/** \brief 114, Interrupt routing for Groups 1 0 */

/** Alias (User Manual Name) for CAN2_N0_GRINT1.
* To use register names with standard convension, please use CAN2_N0_GRINT1.
*/


/** \brief 118, Interrupt routing for Groups 2 0 */

/** Alias (User Manual Name) for CAN2_N0_GRINT2.
* To use register names with standard convension, please use CAN2_N0_GRINT2.
*/


/** \brief 120, Node 0 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN2_N0_NT_CCR.
* To use register names with standard convension, please use CAN2_N0_NT_CCR.
*/


/** \brief 124, Node 0 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N0_NT_ATTR.
* To use register names with standard convension, please use CAN2_N0_NT_ATTR.
*/


/** \brief 128, Node 0 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N0_NT_BTTR.
* To use register names with standard convension, please use CAN2_N0_NT_BTTR.
*/


/** \brief 12C, Node 0 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N0_NT_CTTR.
* To use register names with standard convension, please use CAN2_N0_NT_CTTR.
*/


/** \brief 130, Node 0 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN2_N0_NT_RTR.
* To use register names with standard convension, please use CAN2_N0_NT_RTR.
*/


/** \brief 140, Node 0 Port Control Register */

/** Alias (User Manual Name) for CAN2_N0_NPCR.
* To use register names with standard convension, please use CAN2_N0_NPCR.
*/


/** \brief 200, Core Release Register 0 */

/** Alias (User Manual Name) for CAN2_N0_CREL.
* To use register names with standard convension, please use CAN2_N0_CREL.
*/


/** \brief 204, Endian Register 0 */

/** Alias (User Manual Name) for CAN2_N0_ENDN.
* To use register names with standard convension, please use CAN2_N0_ENDN.
*/


/** \brief 20C, Data Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN2_N0_DBTP.
* To use register names with standard convension, please use CAN2_N0_DBTP.
*/


/** \brief 210, Test Register 0 */

/** Alias (User Manual Name) for CAN2_N0_TEST.
* To use register names with standard convension, please use CAN2_N0_TEST.
*/


/** \brief 214, RAM Watchdog 0 */

/** Alias (User Manual Name) for CAN2_N0_RWD.
* To use register names with standard convension, please use CAN2_N0_RWD.
*/


/** \brief 218, CC Control Register 0 */

/** Alias (User Manual Name) for CAN2_N0_CCCR.
* To use register names with standard convension, please use CAN2_N0_CCCR.
*/


/** \brief 21C, Nominal Bit Timing & Prescaler Register 0 */

/** Alias (User Manual Name) for CAN2_N0_NBTP.
* To use register names with standard convension, please use CAN2_N0_NBTP.
*/


/** \brief 220, Timestamp Counter Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_TSCC.
* To use register names with standard convension, please use CAN2_N0_TSCC.
*/


/** \brief 224, Timestamp Counter Value 0 */

/** Alias (User Manual Name) for CAN2_N0_TSCV.
* To use register names with standard convension, please use CAN2_N0_TSCV.
*/


/** \brief 228, Timeout Counter Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_TOCC.
* To use register names with standard convension, please use CAN2_N0_TOCC.
*/


/** \brief 22C, Timeout Counter Value 0 */

/** Alias (User Manual Name) for CAN2_N0_TOCV.
* To use register names with standard convension, please use CAN2_N0_TOCV.
*/


/** \brief 240, Error Counter Register 0 */

/** Alias (User Manual Name) for CAN2_N0_ECR.
* To use register names with standard convension, please use CAN2_N0_ECR.
*/


/** \brief 244, Protocol Status Register 0 */

/** Alias (User Manual Name) for CAN2_N0_PSR.
* To use register names with standard convension, please use CAN2_N0_PSR.
*/


/** \brief 248, Transmitter Delay Compensation Register 0 */

/** Alias (User Manual Name) for CAN2_N0_TDCR.
* To use register names with standard convension, please use CAN2_N0_TDCR.
*/


/** \brief 250, Interrupt Register 0 */

/** Alias (User Manual Name) for CAN2_N0_IR.
* To use register names with standard convension, please use CAN2_N0_IR.
*/


/** \brief 254, Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN2_N0_IE.
* To use register names with standard convension, please use CAN2_N0_IE.
*/


/** \brief 280, Global Filter Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_GFC.
* To use register names with standard convension, please use CAN2_N0_GFC.
*/


/** \brief 284, Standard ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_SIDFC.
* To use register names with standard convension, please use CAN2_N0_SIDFC.
*/


/** \brief 288, Extended ID Filter Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_XIDFC.
* To use register names with standard convension, please use CAN2_N0_XIDFC.
*/


/** \brief 290, Extended ID AND Mask 0 */

/** Alias (User Manual Name) for CAN2_N0_XIDAM.
* To use register names with standard convension, please use CAN2_N0_XIDAM.
*/


/** \brief 294, High Priority Message Status 0 */

/** Alias (User Manual Name) for CAN2_N0_HPMS.
* To use register names with standard convension, please use CAN2_N0_HPMS.
*/


/** \brief 298, New Data 1 0 */

/** Alias (User Manual Name) for CAN2_N0_NDAT1.
* To use register names with standard convension, please use CAN2_N0_NDAT1.
*/


/** \brief 29C, New Data 2 0 */

/** Alias (User Manual Name) for CAN2_N0_NDAT2.
* To use register names with standard convension, please use CAN2_N0_NDAT2.
*/


/** \brief 2A0, Rx FIFO 0 Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F0C.
* To use register names with standard convension, please use CAN2_N0_RX_F0C.
*/


/** \brief 2A4, Rx FIFO 0 Status 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F0S.
* To use register names with standard convension, please use CAN2_N0_RX_F0S.
*/


/** \brief 2A8, Rx FIFO 0 Acknowledge 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F0A.
* To use register names with standard convension, please use CAN2_N0_RX_F0A.
*/


/** \brief 2AC, Rx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_BC.
* To use register names with standard convension, please use CAN2_N0_RX_BC.
*/


/** \brief 2B0, Rx FIFO 1 Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F1C.
* To use register names with standard convension, please use CAN2_N0_RX_F1C.
*/


/** \brief 2B4, Rx FIFO 1 Status 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F1S.
* To use register names with standard convension, please use CAN2_N0_RX_F1S.
*/


/** \brief 2B8, Rx FIFO 1 Acknowledge 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_F1A.
* To use register names with standard convension, please use CAN2_N0_RX_F1A.
*/


/** \brief 2BC, Rx Buffer/FIFO Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_RX_ESC.
* To use register names with standard convension, please use CAN2_N0_RX_ESC.
*/


/** \brief 2C0, Tx Buffer Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BC.
* To use register names with standard convension, please use CAN2_N0_TX_BC.
*/


/** \brief 2C4, Tx FIFO/Queue Status 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_FQS.
* To use register names with standard convension, please use CAN2_N0_TX_FQS.
*/


/** \brief 2C8, Tx Buffer Element Size Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_ESC.
* To use register names with standard convension, please use CAN2_N0_TX_ESC.
*/


/** \brief 2CC, Tx Buffer Request Pending 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BRP.
* To use register names with standard convension, please use CAN2_N0_TX_BRP.
*/


/** \brief 2D0, Tx Buffer Add Request 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BAR.
* To use register names with standard convension, please use CAN2_N0_TX_BAR.
*/


/** \brief 2D4, Tx Buffer Cancellation Request 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BCR.
* To use register names with standard convension, please use CAN2_N0_TX_BCR.
*/


/** \brief 2D8, Tx Buffer Transmission Occurred 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BTO.
* To use register names with standard convension, please use CAN2_N0_TX_BTO.
*/


/** \brief 2DC, Tx Buffer Cancellation Finished 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BCF.
* To use register names with standard convension, please use CAN2_N0_TX_BCF.
*/


/** \brief 2E0, Tx Buffer Transmission Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BTIE.
* To use register names with standard convension, please use CAN2_N0_TX_BTIE.
*/


/** \brief 2E4, Tx Buffer Cancellation Finished Interrupt Enable 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_BCIE.
* To use register names with standard convension, please use CAN2_N0_TX_BCIE.
*/


/** \brief 2F0, Tx Event FIFO Configuration 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_EFC.
* To use register names with standard convension, please use CAN2_N0_TX_EFC.
*/


/** \brief 2F4, Tx Event FIFO Status 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_EFS.
* To use register names with standard convension, please use CAN2_N0_TX_EFS.
*/


/** \brief 2F8, Tx Event FIFO Acknowledge 0 */

/** Alias (User Manual Name) for CAN2_N0_TX_EFA.
* To use register names with standard convension, please use CAN2_N0_TX_EFA.
*/


/** \brief 500, Access Enable Register CAN Node 1 0 */

/** Alias (User Manual Name) for CAN2_N1_ACCENNODE0.
* To use register names with standard convension, please use CAN2_N1_ACCENNODE0.
*/


/** \brief 508, Start Address Node 1 */

/** Alias (User Manual Name) for CAN2_N1_STARTADR.
* To use register names with standard convension, please use CAN2_N1_STARTADR.
*/


/** \brief 50C, End Address Node 1 */

/** Alias (User Manual Name) for CAN2_N1_ENDADR.
* To use register names with standard convension, please use CAN2_N1_ENDADR.
*/


/** \brief 510, Interrupt Signalling Register 1 */

/** Alias (User Manual Name) for CAN2_N1_ISREG.
* To use register names with standard convension, please use CAN2_N1_ISREG.
*/


/** \brief 514, Interrupt routing for Groups 1 1 */

/** Alias (User Manual Name) for CAN2_N1_GRINT1.
* To use register names with standard convension, please use CAN2_N1_GRINT1.
*/


/** \brief 518, Interrupt routing for Groups 2 1 */

/** Alias (User Manual Name) for CAN2_N1_GRINT2.
* To use register names with standard convension, please use CAN2_N1_GRINT2.
*/


/** \brief 520, Node 1 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN2_N1_NT_CCR.
* To use register names with standard convension, please use CAN2_N1_NT_CCR.
*/


/** \brief 524, Node 1 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N1_NT_ATTR.
* To use register names with standard convension, please use CAN2_N1_NT_ATTR.
*/


/** \brief 528, Node 1 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N1_NT_BTTR.
* To use register names with standard convension, please use CAN2_N1_NT_BTTR.
*/


/** \brief 52C, Node 1 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N1_NT_CTTR.
* To use register names with standard convension, please use CAN2_N1_NT_CTTR.
*/


/** \brief 530, Node 1 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN2_N1_NT_RTR.
* To use register names with standard convension, please use CAN2_N1_NT_RTR.
*/


/** \brief 540, Node 1 Port Control Register */

/** Alias (User Manual Name) for CAN2_N1_NPCR.
* To use register names with standard convension, please use CAN2_N1_NPCR.
*/


/** \brief 600, Core Release Register 1 */

/** Alias (User Manual Name) for CAN2_N1_CREL.
* To use register names with standard convension, please use CAN2_N1_CREL.
*/


/** \brief 604, Endian Register 1 */

/** Alias (User Manual Name) for CAN2_N1_ENDN.
* To use register names with standard convension, please use CAN2_N1_ENDN.
*/


/** \brief 60C, Data Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN2_N1_DBTP.
* To use register names with standard convension, please use CAN2_N1_DBTP.
*/


/** \brief 610, Test Register 1 */

/** Alias (User Manual Name) for CAN2_N1_TEST.
* To use register names with standard convension, please use CAN2_N1_TEST.
*/


/** \brief 614, RAM Watchdog 1 */

/** Alias (User Manual Name) for CAN2_N1_RWD.
* To use register names with standard convension, please use CAN2_N1_RWD.
*/


/** \brief 618, CC Control Register 1 */

/** Alias (User Manual Name) for CAN2_N1_CCCR.
* To use register names with standard convension, please use CAN2_N1_CCCR.
*/


/** \brief 61C, Nominal Bit Timing & Prescaler Register 1 */

/** Alias (User Manual Name) for CAN2_N1_NBTP.
* To use register names with standard convension, please use CAN2_N1_NBTP.
*/


/** \brief 620, Timestamp Counter Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_TSCC.
* To use register names with standard convension, please use CAN2_N1_TSCC.
*/


/** \brief 624, Timestamp Counter Value 1 */

/** Alias (User Manual Name) for CAN2_N1_TSCV.
* To use register names with standard convension, please use CAN2_N1_TSCV.
*/


/** \brief 628, Timeout Counter Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_TOCC.
* To use register names with standard convension, please use CAN2_N1_TOCC.
*/


/** \brief 62C, Timeout Counter Value 1 */

/** Alias (User Manual Name) for CAN2_N1_TOCV.
* To use register names with standard convension, please use CAN2_N1_TOCV.
*/


/** \brief 640, Error Counter Register 1 */

/** Alias (User Manual Name) for CAN2_N1_ECR.
* To use register names with standard convension, please use CAN2_N1_ECR.
*/


/** \brief 644, Protocol Status Register 1 */

/** Alias (User Manual Name) for CAN2_N1_PSR.
* To use register names with standard convension, please use CAN2_N1_PSR.
*/


/** \brief 648, Transmitter Delay Compensation Register 1 */

/** Alias (User Manual Name) for CAN2_N1_TDCR.
* To use register names with standard convension, please use CAN2_N1_TDCR.
*/


/** \brief 650, Interrupt Register 1 */

/** Alias (User Manual Name) for CAN2_N1_IR.
* To use register names with standard convension, please use CAN2_N1_IR.
*/


/** \brief 654, Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN2_N1_IE.
* To use register names with standard convension, please use CAN2_N1_IE.
*/


/** \brief 680, Global Filter Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_GFC.
* To use register names with standard convension, please use CAN2_N1_GFC.
*/


/** \brief 684, Standard ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_SIDFC.
* To use register names with standard convension, please use CAN2_N1_SIDFC.
*/


/** \brief 688, Extended ID Filter Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_XIDFC.
* To use register names with standard convension, please use CAN2_N1_XIDFC.
*/


/** \brief 690, Extended ID AND Mask 1 */

/** Alias (User Manual Name) for CAN2_N1_XIDAM.
* To use register names with standard convension, please use CAN2_N1_XIDAM.
*/


/** \brief 694, High Priority Message Status 1 */

/** Alias (User Manual Name) for CAN2_N1_HPMS.
* To use register names with standard convension, please use CAN2_N1_HPMS.
*/


/** \brief 698, New Data 1 1 */

/** Alias (User Manual Name) for CAN2_N1_NDAT1.
* To use register names with standard convension, please use CAN2_N1_NDAT1.
*/


/** \brief 69C, New Data 2 1 */

/** Alias (User Manual Name) for CAN2_N1_NDAT2.
* To use register names with standard convension, please use CAN2_N1_NDAT2.
*/


/** \brief 6A0, Rx FIFO 0 Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F0C.
* To use register names with standard convension, please use CAN2_N1_RX_F0C.
*/


/** \brief 6A4, Rx FIFO 0 Status 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F0S.
* To use register names with standard convension, please use CAN2_N1_RX_F0S.
*/


/** \brief 6A8, Rx FIFO 0 Acknowledge 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F0A.
* To use register names with standard convension, please use CAN2_N1_RX_F0A.
*/


/** \brief 6AC, Rx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_BC.
* To use register names with standard convension, please use CAN2_N1_RX_BC.
*/


/** \brief 6B0, Rx FIFO 1 Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F1C.
* To use register names with standard convension, please use CAN2_N1_RX_F1C.
*/


/** \brief 6B4, Rx FIFO 1 Status 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F1S.
* To use register names with standard convension, please use CAN2_N1_RX_F1S.
*/


/** \brief 6B8, Rx FIFO 1 Acknowledge 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_F1A.
* To use register names with standard convension, please use CAN2_N1_RX_F1A.
*/


/** \brief 6BC, Rx Buffer/FIFO Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_RX_ESC.
* To use register names with standard convension, please use CAN2_N1_RX_ESC.
*/


/** \brief 6C0, Tx Buffer Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BC.
* To use register names with standard convension, please use CAN2_N1_TX_BC.
*/


/** \brief 6C4, Tx FIFO/Queue Status 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_FQS.
* To use register names with standard convension, please use CAN2_N1_TX_FQS.
*/


/** \brief 6C8, Tx Buffer Element Size Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_ESC.
* To use register names with standard convension, please use CAN2_N1_TX_ESC.
*/


/** \brief 6CC, Tx Buffer Request Pending 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BRP.
* To use register names with standard convension, please use CAN2_N1_TX_BRP.
*/


/** \brief 6D0, Tx Buffer Add Request 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BAR.
* To use register names with standard convension, please use CAN2_N1_TX_BAR.
*/


/** \brief 6D4, Tx Buffer Cancellation Request 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BCR.
* To use register names with standard convension, please use CAN2_N1_TX_BCR.
*/


/** \brief 6D8, Tx Buffer Transmission Occurred 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BTO.
* To use register names with standard convension, please use CAN2_N1_TX_BTO.
*/


/** \brief 6DC, Tx Buffer Cancellation Finished 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BCF.
* To use register names with standard convension, please use CAN2_N1_TX_BCF.
*/


/** \brief 6E0, Tx Buffer Transmission Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BTIE.
* To use register names with standard convension, please use CAN2_N1_TX_BTIE.
*/


/** \brief 6E4, Tx Buffer Cancellation Finished Interrupt Enable 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_BCIE.
* To use register names with standard convension, please use CAN2_N1_TX_BCIE.
*/


/** \brief 6F0, Tx Event FIFO Configuration 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_EFC.
* To use register names with standard convension, please use CAN2_N1_TX_EFC.
*/


/** \brief 6F4, Tx Event FIFO Status 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_EFS.
* To use register names with standard convension, please use CAN2_N1_TX_EFS.
*/


/** \brief 6F8, Tx Event FIFO Acknowledge 1 */

/** Alias (User Manual Name) for CAN2_N1_TX_EFA.
* To use register names with standard convension, please use CAN2_N1_TX_EFA.
*/


/** \brief 900, Access Enable Register CAN Node 2 0 */

/** Alias (User Manual Name) for CAN2_N2_ACCENNODE0.
* To use register names with standard convension, please use CAN2_N2_ACCENNODE0.
*/


/** \brief 908, Start Address Node 2 */

/** Alias (User Manual Name) for CAN2_N2_STARTADR.
* To use register names with standard convension, please use CAN2_N2_STARTADR.
*/


/** \brief 90C, End Address Node 2 */

/** Alias (User Manual Name) for CAN2_N2_ENDADR.
* To use register names with standard convension, please use CAN2_N2_ENDADR.
*/


/** \brief 910, Interrupt Signalling Register 2 */

/** Alias (User Manual Name) for CAN2_N2_ISREG.
* To use register names with standard convension, please use CAN2_N2_ISREG.
*/


/** \brief 914, Interrupt routing for Groups 1 2 */

/** Alias (User Manual Name) for CAN2_N2_GRINT1.
* To use register names with standard convension, please use CAN2_N2_GRINT1.
*/


/** \brief 918, Interrupt routing for Groups 2 2 */

/** Alias (User Manual Name) for CAN2_N2_GRINT2.
* To use register names with standard convension, please use CAN2_N2_GRINT2.
*/


/** \brief 920, Node 2 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN2_N2_NT_CCR.
* To use register names with standard convension, please use CAN2_N2_NT_CCR.
*/


/** \brief 924, Node 2 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N2_NT_ATTR.
* To use register names with standard convension, please use CAN2_N2_NT_ATTR.
*/


/** \brief 928, Node 2 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N2_NT_BTTR.
* To use register names with standard convension, please use CAN2_N2_NT_BTTR.
*/


/** \brief 92C, Node 2 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N2_NT_CTTR.
* To use register names with standard convension, please use CAN2_N2_NT_CTTR.
*/


/** \brief 930, Node 2 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN2_N2_NT_RTR.
* To use register names with standard convension, please use CAN2_N2_NT_RTR.
*/


/** \brief 940, Node 2 Port Control Register */

/** Alias (User Manual Name) for CAN2_N2_NPCR.
* To use register names with standard convension, please use CAN2_N2_NPCR.
*/


/** \brief A00, Core Release Register 2 */

/** Alias (User Manual Name) for CAN2_N2_CREL.
* To use register names with standard convension, please use CAN2_N2_CREL.
*/


/** \brief A04, Endian Register 2 */

/** Alias (User Manual Name) for CAN2_N2_ENDN.
* To use register names with standard convension, please use CAN2_N2_ENDN.
*/


/** \brief A0C, Data Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN2_N2_DBTP.
* To use register names with standard convension, please use CAN2_N2_DBTP.
*/


/** \brief A10, Test Register 2 */

/** Alias (User Manual Name) for CAN2_N2_TEST.
* To use register names with standard convension, please use CAN2_N2_TEST.
*/


/** \brief A14, RAM Watchdog 2 */

/** Alias (User Manual Name) for CAN2_N2_RWD.
* To use register names with standard convension, please use CAN2_N2_RWD.
*/


/** \brief A18, CC Control Register 2 */

/** Alias (User Manual Name) for CAN2_N2_CCCR.
* To use register names with standard convension, please use CAN2_N2_CCCR.
*/


/** \brief A1C, Nominal Bit Timing & Prescaler Register 2 */

/** Alias (User Manual Name) for CAN2_N2_NBTP.
* To use register names with standard convension, please use CAN2_N2_NBTP.
*/


/** \brief A20, Timestamp Counter Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_TSCC.
* To use register names with standard convension, please use CAN2_N2_TSCC.
*/


/** \brief A24, Timestamp Counter Value 2 */

/** Alias (User Manual Name) for CAN2_N2_TSCV.
* To use register names with standard convension, please use CAN2_N2_TSCV.
*/


/** \brief A28, Timeout Counter Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_TOCC.
* To use register names with standard convension, please use CAN2_N2_TOCC.
*/


/** \brief A2C, Timeout Counter Value 2 */

/** Alias (User Manual Name) for CAN2_N2_TOCV.
* To use register names with standard convension, please use CAN2_N2_TOCV.
*/


/** \brief A40, Error Counter Register 2 */

/** Alias (User Manual Name) for CAN2_N2_ECR.
* To use register names with standard convension, please use CAN2_N2_ECR.
*/


/** \brief A44, Protocol Status Register 2 */

/** Alias (User Manual Name) for CAN2_N2_PSR.
* To use register names with standard convension, please use CAN2_N2_PSR.
*/


/** \brief A48, Transmitter Delay Compensation Register 2 */

/** Alias (User Manual Name) for CAN2_N2_TDCR.
* To use register names with standard convension, please use CAN2_N2_TDCR.
*/


/** \brief A50, Interrupt Register 2 */

/** Alias (User Manual Name) for CAN2_N2_IR.
* To use register names with standard convension, please use CAN2_N2_IR.
*/


/** \brief A54, Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN2_N2_IE.
* To use register names with standard convension, please use CAN2_N2_IE.
*/


/** \brief A80, Global Filter Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_GFC.
* To use register names with standard convension, please use CAN2_N2_GFC.
*/


/** \brief A84, Standard ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_SIDFC.
* To use register names with standard convension, please use CAN2_N2_SIDFC.
*/


/** \brief A88, Extended ID Filter Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_XIDFC.
* To use register names with standard convension, please use CAN2_N2_XIDFC.
*/


/** \brief A90, Extended ID AND Mask 2 */

/** Alias (User Manual Name) for CAN2_N2_XIDAM.
* To use register names with standard convension, please use CAN2_N2_XIDAM.
*/


/** \brief A94, High Priority Message Status 2 */

/** Alias (User Manual Name) for CAN2_N2_HPMS.
* To use register names with standard convension, please use CAN2_N2_HPMS.
*/


/** \brief A98, New Data 1 2 */

/** Alias (User Manual Name) for CAN2_N2_NDAT1.
* To use register names with standard convension, please use CAN2_N2_NDAT1.
*/


/** \brief A9C, New Data 2 2 */

/** Alias (User Manual Name) for CAN2_N2_NDAT2.
* To use register names with standard convension, please use CAN2_N2_NDAT2.
*/


/** \brief AA0, Rx FIFO 0 Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F0C.
* To use register names with standard convension, please use CAN2_N2_RX_F0C.
*/


/** \brief AA4, Rx FIFO 0 Status 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F0S.
* To use register names with standard convension, please use CAN2_N2_RX_F0S.
*/


/** \brief AA8, Rx FIFO 0 Acknowledge 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F0A.
* To use register names with standard convension, please use CAN2_N2_RX_F0A.
*/


/** \brief AAC, Rx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_BC.
* To use register names with standard convension, please use CAN2_N2_RX_BC.
*/


/** \brief AB0, Rx FIFO 1 Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F1C.
* To use register names with standard convension, please use CAN2_N2_RX_F1C.
*/


/** \brief AB4, Rx FIFO 1 Status 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F1S.
* To use register names with standard convension, please use CAN2_N2_RX_F1S.
*/


/** \brief AB8, Rx FIFO 1 Acknowledge 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_F1A.
* To use register names with standard convension, please use CAN2_N2_RX_F1A.
*/


/** \brief ABC, Rx Buffer/FIFO Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_RX_ESC.
* To use register names with standard convension, please use CAN2_N2_RX_ESC.
*/


/** \brief AC0, Tx Buffer Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BC.
* To use register names with standard convension, please use CAN2_N2_TX_BC.
*/


/** \brief AC4, Tx FIFO/Queue Status 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_FQS.
* To use register names with standard convension, please use CAN2_N2_TX_FQS.
*/


/** \brief AC8, Tx Buffer Element Size Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_ESC.
* To use register names with standard convension, please use CAN2_N2_TX_ESC.
*/


/** \brief ACC, Tx Buffer Request Pending 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BRP.
* To use register names with standard convension, please use CAN2_N2_TX_BRP.
*/


/** \brief AD0, Tx Buffer Add Request 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BAR.
* To use register names with standard convension, please use CAN2_N2_TX_BAR.
*/


/** \brief AD4, Tx Buffer Cancellation Request 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BCR.
* To use register names with standard convension, please use CAN2_N2_TX_BCR.
*/


/** \brief AD8, Tx Buffer Transmission Occurred 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BTO.
* To use register names with standard convension, please use CAN2_N2_TX_BTO.
*/


/** \brief ADC, Tx Buffer Cancellation Finished 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BCF.
* To use register names with standard convension, please use CAN2_N2_TX_BCF.
*/


/** \brief AE0, Tx Buffer Transmission Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BTIE.
* To use register names with standard convension, please use CAN2_N2_TX_BTIE.
*/


/** \brief AE4, Tx Buffer Cancellation Finished Interrupt Enable 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_BCIE.
* To use register names with standard convension, please use CAN2_N2_TX_BCIE.
*/


/** \brief AF0, Tx Event FIFO Configuration 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_EFC.
* To use register names with standard convension, please use CAN2_N2_TX_EFC.
*/


/** \brief AF4, Tx Event FIFO Status 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_EFS.
* To use register names with standard convension, please use CAN2_N2_TX_EFS.
*/


/** \brief AF8, Tx Event FIFO Acknowledge 2 */

/** Alias (User Manual Name) for CAN2_N2_TX_EFA.
* To use register names with standard convension, please use CAN2_N2_TX_EFA.
*/


/** \brief D00, Access Enable Register CAN Node 3 0 */

/** Alias (User Manual Name) for CAN2_N3_ACCENNODE0.
* To use register names with standard convension, please use CAN2_N3_ACCENNODE0.
*/


/** \brief D08, Start Address Node 3 */

/** Alias (User Manual Name) for CAN2_N3_STARTADR.
* To use register names with standard convension, please use CAN2_N3_STARTADR.
*/


/** \brief D0C, End Address Node 3 */

/** Alias (User Manual Name) for CAN2_N3_ENDADR.
* To use register names with standard convension, please use CAN2_N3_ENDADR.
*/


/** \brief D10, Interrupt Signalling Register 3 */

/** Alias (User Manual Name) for CAN2_N3_ISREG.
* To use register names with standard convension, please use CAN2_N3_ISREG.
*/


/** \brief D14, Interrupt routing for Groups 1 3 */

/** Alias (User Manual Name) for CAN2_N3_GRINT1.
* To use register names with standard convension, please use CAN2_N3_GRINT1.
*/


/** \brief D18, Interrupt routing for Groups 2 3 */

/** Alias (User Manual Name) for CAN2_N3_GRINT2.
* To use register names with standard convension, please use CAN2_N3_GRINT2.
*/


/** \brief D20, Node 3 Timer Clock Control Register */

/** Alias (User Manual Name) for CAN2_N3_NT_CCR.
* To use register names with standard convension, please use CAN2_N3_NT_CCR.
*/


/** \brief D24, Node 3 Timer A Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N3_NT_ATTR.
* To use register names with standard convension, please use CAN2_N3_NT_ATTR.
*/


/** \brief D28, Node 3 Timer B Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N3_NT_BTTR.
* To use register names with standard convension, please use CAN2_N3_NT_BTTR.
*/


/** \brief D2C, Node 3 Timer C Transmit Trigger Register */

/** Alias (User Manual Name) for CAN2_N3_NT_CTTR.
* To use register names with standard convension, please use CAN2_N3_NT_CTTR.
*/


/** \brief D30, Node 3 Timer Receive Timeout Register */

/** Alias (User Manual Name) for CAN2_N3_NT_RTR.
* To use register names with standard convension, please use CAN2_N3_NT_RTR.
*/


/** \brief D40, Node 3 Port Control Register */

/** Alias (User Manual Name) for CAN2_N3_NPCR.
* To use register names with standard convension, please use CAN2_N3_NPCR.
*/


/** \brief E00, Core Release Register 3 */

/** Alias (User Manual Name) for CAN2_N3_CREL.
* To use register names with standard convension, please use CAN2_N3_CREL.
*/


/** \brief E04, Endian Register 3 */

/** Alias (User Manual Name) for CAN2_N3_ENDN.
* To use register names with standard convension, please use CAN2_N3_ENDN.
*/


/** \brief E0C, Data Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN2_N3_DBTP.
* To use register names with standard convension, please use CAN2_N3_DBTP.
*/


/** \brief E10, Test Register 3 */

/** Alias (User Manual Name) for CAN2_N3_TEST.
* To use register names with standard convension, please use CAN2_N3_TEST.
*/


/** \brief E14, RAM Watchdog 3 */

/** Alias (User Manual Name) for CAN2_N3_RWD.
* To use register names with standard convension, please use CAN2_N3_RWD.
*/


/** \brief E18, CC Control Register 3 */

/** Alias (User Manual Name) for CAN2_N3_CCCR.
* To use register names with standard convension, please use CAN2_N3_CCCR.
*/


/** \brief E1C, Nominal Bit Timing & Prescaler Register 3 */

/** Alias (User Manual Name) for CAN2_N3_NBTP.
* To use register names with standard convension, please use CAN2_N3_NBTP.
*/


/** \brief E20, Timestamp Counter Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_TSCC.
* To use register names with standard convension, please use CAN2_N3_TSCC.
*/


/** \brief E24, Timestamp Counter Value 3 */

/** Alias (User Manual Name) for CAN2_N3_TSCV.
* To use register names with standard convension, please use CAN2_N3_TSCV.
*/


/** \brief E28, Timeout Counter Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_TOCC.
* To use register names with standard convension, please use CAN2_N3_TOCC.
*/


/** \brief E2C, Timeout Counter Value 3 */

/** Alias (User Manual Name) for CAN2_N3_TOCV.
* To use register names with standard convension, please use CAN2_N3_TOCV.
*/


/** \brief E40, Error Counter Register 3 */

/** Alias (User Manual Name) for CAN2_N3_ECR.
* To use register names with standard convension, please use CAN2_N3_ECR.
*/


/** \brief E44, Protocol Status Register 3 */

/** Alias (User Manual Name) for CAN2_N3_PSR.
* To use register names with standard convension, please use CAN2_N3_PSR.
*/


/** \brief E48, Transmitter Delay Compensation Register 3 */

/** Alias (User Manual Name) for CAN2_N3_TDCR.
* To use register names with standard convension, please use CAN2_N3_TDCR.
*/


/** \brief E50, Interrupt Register 3 */

/** Alias (User Manual Name) for CAN2_N3_IR.
* To use register names with standard convension, please use CAN2_N3_IR.
*/


/** \brief E54, Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN2_N3_IE.
* To use register names with standard convension, please use CAN2_N3_IE.
*/


/** \brief E80, Global Filter Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_GFC.
* To use register names with standard convension, please use CAN2_N3_GFC.
*/


/** \brief E84, Standard ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_SIDFC.
* To use register names with standard convension, please use CAN2_N3_SIDFC.
*/


/** \brief E88, Extended ID Filter Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_XIDFC.
* To use register names with standard convension, please use CAN2_N3_XIDFC.
*/


/** \brief E90, Extended ID AND Mask 3 */

/** Alias (User Manual Name) for CAN2_N3_XIDAM.
* To use register names with standard convension, please use CAN2_N3_XIDAM.
*/


/** \brief E94, High Priority Message Status 3 */

/** Alias (User Manual Name) for CAN2_N3_HPMS.
* To use register names with standard convension, please use CAN2_N3_HPMS.
*/


/** \brief E98, New Data 1 3 */

/** Alias (User Manual Name) for CAN2_N3_NDAT1.
* To use register names with standard convension, please use CAN2_N3_NDAT1.
*/


/** \brief E9C, New Data 2 3 */

/** Alias (User Manual Name) for CAN2_N3_NDAT2.
* To use register names with standard convension, please use CAN2_N3_NDAT2.
*/


/** \brief EA0, Rx FIFO 0 Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F0C.
* To use register names with standard convension, please use CAN2_N3_RX_F0C.
*/


/** \brief EA4, Rx FIFO 0 Status 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F0S.
* To use register names with standard convension, please use CAN2_N3_RX_F0S.
*/


/** \brief EA8, Rx FIFO 0 Acknowledge 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F0A.
* To use register names with standard convension, please use CAN2_N3_RX_F0A.
*/


/** \brief EAC, Rx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_BC.
* To use register names with standard convension, please use CAN2_N3_RX_BC.
*/


/** \brief EB0, Rx FIFO 1 Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F1C.
* To use register names with standard convension, please use CAN2_N3_RX_F1C.
*/


/** \brief EB4, Rx FIFO 1 Status 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F1S.
* To use register names with standard convension, please use CAN2_N3_RX_F1S.
*/


/** \brief EB8, Rx FIFO 1 Acknowledge 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_F1A.
* To use register names with standard convension, please use CAN2_N3_RX_F1A.
*/


/** \brief EBC, Rx Buffer/FIFO Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_RX_ESC.
* To use register names with standard convension, please use CAN2_N3_RX_ESC.
*/


/** \brief EC0, Tx Buffer Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BC.
* To use register names with standard convension, please use CAN2_N3_TX_BC.
*/


/** \brief EC4, Tx FIFO/Queue Status 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_FQS.
* To use register names with standard convension, please use CAN2_N3_TX_FQS.
*/


/** \brief EC8, Tx Buffer Element Size Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_ESC.
* To use register names with standard convension, please use CAN2_N3_TX_ESC.
*/


/** \brief ECC, Tx Buffer Request Pending 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BRP.
* To use register names with standard convension, please use CAN2_N3_TX_BRP.
*/


/** \brief ED0, Tx Buffer Add Request 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BAR.
* To use register names with standard convension, please use CAN2_N3_TX_BAR.
*/


/** \brief ED4, Tx Buffer Cancellation Request 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BCR.
* To use register names with standard convension, please use CAN2_N3_TX_BCR.
*/


/** \brief ED8, Tx Buffer Transmission Occurred 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BTO.
* To use register names with standard convension, please use CAN2_N3_TX_BTO.
*/


/** \brief EDC, Tx Buffer Cancellation Finished 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BCF.
* To use register names with standard convension, please use CAN2_N3_TX_BCF.
*/


/** \brief EE0, Tx Buffer Transmission Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BTIE.
* To use register names with standard convension, please use CAN2_N3_TX_BTIE.
*/


/** \brief EE4, Tx Buffer Cancellation Finished Interrupt Enable 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_BCIE.
* To use register names with standard convension, please use CAN2_N3_TX_BCIE.
*/


/** \brief EF0, Tx Event FIFO Configuration 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_EFC.
* To use register names with standard convension, please use CAN2_N3_TX_EFC.
*/


/** \brief EF4, Tx Event FIFO Status 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_EFS.
* To use register names with standard convension, please use CAN2_N3_TX_EFS.
*/


/** \brief EF8, Tx Event FIFO Acknowledge 3 */

/** Alias (User Manual Name) for CAN2_N3_TX_EFA.
* To use register names with standard convension, please use CAN2_N3_TX_EFA.
*/



/** \}  */

/******************************************************************************/

/******************************************************************************/


#line 49 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\ee\\..\\Libraries\\iLLD\\TC38A\\Tricore\\_PinMap\\IfxCan_PinMap.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxCan_cfg.h"
/**
 * \file IfxCan_cfg.h
 * \brief CAN on-chip implementation data
 * \ingroup IfxLld_Can
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 * \defgroup IfxLld_Can CAN
 * \ingroup IfxLld
 * \defgroup IfxLld_Can_Impl Implementation Interface
 * \ingroup IfxLld_Can
 * \defgroup IfxLld_Can_Std Standard Interface
 * \ingroup IfxLld_Can
 * \defgroup IfxLld_Can_Impl_Enum Enumerations
 * \ingroup IfxLld_Can_Impl
 */




/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"
/**
 * \file Ifx_Types.h
 * \brief This files defines all types used by the IFX HAL and libraries
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */




/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Platform\\Tricore\\Compilers\\Compilers.h"
/**
 * \file Compilers.h
 *
 * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
 *
 * $Date: 2014-04-07 12:13:19 GMT$
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */




/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Configurations\\Ifx_Cfg.h"
/**********************************************************************************************************************
 * \file Ifx_Cfg.h
 * \brief Project configuration file.
 * \copyright Copyright (C) Infineon Technologies AG 2019
 * 
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of 
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 * 
 * Boost Software License - Version 1.0 - August 17th, 2003
 * 
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and 
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 * 
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all 
 * derivative works of the Software, unless such copies or derivative works are solely in the form of 
 * machine-executable object code generated by a source language processor.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE 
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN 
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS 
 * IN THE SOFTWARE.
 *********************************************************************************************************************/




/*********************************************************************************************************************/
/*------------------------------------------Configuration for IfxScu_cfg.h-------------------------------------------*/
/*********************************************************************************************************************/
/* External oscillator frequency in Hz */

/* System PLL frequency in Hz */


/* Peripheral PLL1 frequency in Hz */

/* Peripheral PLL2 frequency in Hz */


/*********************************************************************************************************************/
/*-----------------------------------Configuration for Software managed interrupt------------------------------------*/
/*********************************************************************************************************************/
/* #define IFX_USE_SW_MANAGED_INT */ /* Decomment this line if the project needs to use Software managed interrupts */

/*********************************************************************************************************************/
/*---------------------------------Configuration for Trap Hook Functions' Extensions---------------------------------*/
/*********************************************************************************************************************/
/* #define IFX_CFG_EXTEND_TRAP_HOOKS */ /* Decomment this line if the project needs to extend trap hook functions */


#line 47 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Platform\\Tricore\\Compilers\\Compilers.h"

/*this file shall not be modified by the user, IFX_XXXX defines shall be defined in Ifx_Cfg.h */





































#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Platform\\Tricore\\Compilers\\CompilerTasking.h"
/**
 * \file CompilerTasking.h
 *
 * \version iLLD_New
 * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */




/******************************************************************************/


#line 1 "C:\\Infineon\\AURIX-Studio-1.9.4\\plugins\\com.infineon.aurix.tools_1.9.4\\build_system\\tools\\Compilers\\Tasking_1.1r8\\ctc\\include\\stddef.h"
/**************************************************************************
**                                                                        *
**  FILE        :  stddef.h                                               *
**                                                                        *
**  DESCRIPTION :  Include file with macros for common use                *
**                                                                        *
**  Copyright 1996-2022 Altium BV                                         *
**                                                                        *
**************************************************************************/






#pragma nomisrac 19.7,19.10,20.1







typedef __size_t        size_t;




typedef __wchar_t       wchar_t;



typedef __ptrdiff_t     ptrdiff_t;













#pragma nomisrac restore


#line 47 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Platform\\Tricore\\Compilers\\CompilerTasking.h"

/*Linker definitions which are specific to Tasking */
/* IFX_CFG_USE_COMPILER_DEFAULT_LINKER shall be defined in Ifx_Cfg.h
 * to use the default compiler linker varaibles and startup */



/*Start: Common definitions ********************************************** */



/*End: Common definitions ********************************************** */

/*Start: Core 0 definitions ********************************************** */

















/*Wrapper macros for the tool specific definitions */















/******************************************************************************/






/* FXIME check how to pack structure members */





/* Note that __REVISION__ is only available for tasking compiler! */


/******************************************************************************/








/* *INDENT-OFF* */









/* *INDENT-ON* */

/******************************************************************************/



/******************************************************************************/
/*Memory qualifiers*/























/******************************************************************************/


#line 86 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Platform\\Tricore\\Compilers\\Compilers.h"

















































/* Functions prototypes                                                       */
/******************************************************************************/
void Ifx_C_Init(void);
/******************************************************************************/



#line 47 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Platform_Types.h"
/**
 * \file Platform_Types.h
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */



/******************************************************************************
**                      Includes                                             **
******************************************************************************/

/******************************************************************************
**                      Global Macro Definitions                             **
******************************************************************************/








/* [cover parentID={5294D975-045A-4d91-9A1A-B1765FAB4653}] */
/* CPU register width type definition */



/* Register width of CPU*/

/* [/cover] */


/* [cover parentID={FBA2FA55-430B-4dfb-82B1-C791F0878F9B}] */
/* Bit order type definition*/


/* Bit order of Register level*/

/* [/cover] */


/* [cover parentID={0E2E6A28-264A-4d32-96EE-5F5C93286311}] */
/* Byte order type definition*/


/* Byte order on Memory level*/

/* [/cover] */


/* TRUE, FALSE symbol for Boolean types*/
/* [cover parentID={FF7F9840-8904-4b7d-83A7-988524B795DE}] */






/* [/cover] */
/******************************************************************************
**                      Global Type Definitions                              **
******************************************************************************/
/* AUTOSAR integer data types*/

/* unsigned char with a bit length that is the shortest one natively supported
  by the platform.*/
/* [cover parentID={F7B51F71-6687-4e05-8408-7F5AAC55C638}] boolean [/cover]*/
typedef unsigned char       boolean;        /* for use with TRUE/FALSE      */

/* 8bit unsigned :  0 .. 255 [0X00 .. 0XFF]*/
/* [cover parentID={4269E5AB-7F28-4803-8D60-7B4EC91CB087}] uint8 [/cover] */
typedef unsigned char       uint8;

/* 16bit unsigned:  0..65535 [0x0000..0xFFFF]*/
/* [cover parentID={66E964CA-35D5-4013-BB61-1E824636D713}] uint16 [/cover] */
typedef unsigned short      uint16;

/* 32bit unsigned:  0..4294967295 [0x00000000..0xFFFFFFFF]*/
/* [cover parentID={DA33B7A0-7CD3-45e7-9C9A-6D63FB8BA3DC}] uint32 [/cover] */
typedef unsigned long       uint32;

/* 64bit unsigned
*          0..18446744073709551615   [0x0000000000000000..0xFFFFFFFFFFFFFFFF]*/
/* [cover parentID={3409E2A3-BF2D-44a5-9B00-A72300848166}] uint64 */
typedef unsigned long long  uint64;

/* 8bit signed, 7 bit + 1 bit sign -128..+127 [0x80..0x7F]*/
/* [cover parentID={94E0756B-993D-4cae-9499-416CDFD6FEAF}] sint8[/cover]*/
typedef signed char         sint8;

/* 16bit signed, 15 bit + 1 bit sign -32768..+32767 [0x8000..0x7FFF]*/
/* [cover parentID={B3482DFF-8DFF-41bd-95E0-0406E2451CB0}] sint16 [/cover]*/
typedef short               sint16;

/* 32bit signed, 31 bit + 1 bit sign
 -2147483648..+2147483647 [0x80000000..0x7FFFFFFF]*/
/* [cover parentID={B027B471-A1A2-456c-A015-35F4A34A88EF}] sint32 [/cover]*/
typedef long                sint32;
/*
* 64bit signed, 63 bit + 1 bit sign
* -9223372036854775808..9223372036854775807
* [0x8000000000000000..0x7FFFFFFFFFFFFFFF]
*/
/* [cover parentID={3CF3471C-EB1A-450c-B78F-4B96D226A1F5}] sint64 [/cover]*/
typedef long long           sint64;

/* At least 8 bit*/
/* [cover parentID={F8719785-0A16-486e-AB85-0A2859402037}] uint8_least[/cover]*/
typedef unsigned long       uint8_least;

/* At least 16 bit*/
/* [cover parentID={BEAD868D-0EC1-44f0-AFEE-B57401CC9E65}]uint16_least[/cover]*/
typedef unsigned long       uint16_least;

/* least 32 bit*/
/* [cover parentID={9B9CC46A-0F61-4d25-8001-679CF210C135}]uint32_least[/cover]*/
typedef unsigned long       uint32_least;

/* At least 7 bit + 1 bit sign*/
/* [cover parentID={5C0DE046-8407-4708-8D26-41B96731D89D}]sint8_least[/cover]*/
typedef signed long         sint8_least;

/* At least 15 bit + 1 bit sign*/
/* [cover parentID={0A83DB6E-ECD8-42f0-B97C-057F9FBFEB6E}]sint16_least[/cover]*/
typedef signed long         sint16_least;

/* At least 31 bit + 1 bit sign*/
/* [cover parentID={A65F0248-A0A7-4ab7-BAFA-A5428F4E8A96}]sint32_least[/cover]*/
typedef signed long         sint32_least;

/* IEEE754-2008 single precision
* -3.4028235e+38..+3.4028235e+38*/
/* [cover parentID={BBC4F70E-DA81-4d37-BCA4-628A89B29517}] float32  [/cover]*/
typedef float               float32;        /* IEEE754-2008 single precision */

/* IEEE754-2008 double precision
* -1.7976931348623157e+308..+1.7976931348623157e+308*/
/* [cover parentID={0D62172C-9309-493a-8028-06A7299D7906}] float64 [/cover]*/
typedef double              float64;        /* IEEE754-2008 double precision */


/******************************************************************************
**                      Global Constant Declarations                         **
******************************************************************************/

/******************************************************************************
**                      Global Variable Declarations                         **
******************************************************************************/

/******************************************************************************
**                      Global Function Declarations                         **
******************************************************************************/


#line 48 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"

/*******************************************************************************
**                      Global Data Types                                     **
**                      (Types not defined by AUTOSAR)                        **
*******************************************************************************/
typedef const char        *pchar;                           /**< \brief const char pointer                               */
typedef void              *pvoid;                           /**< \brief void pointer                                     */
typedef volatile void     *vvoid;                           /**< \brief volatile void pointer                            */
typedef void              (*voidfuncvoid) (void);           /**< \brief void pointer which takes void argument           */

typedef struct
{
    float32 real;               /**< \brief Real part */
    float32 imag;               /**< \brief Imaginary part */
} cfloat32;

typedef struct
{
    sint32 real;				/**< \brief Real part */
    sint32 imag;				/**< \brief Imaginary part */
} csint32;

typedef struct
{
    sint16 real;				/**< \brief Real part */
    sint16 imag;				/**< \brief Imaginary part */
} csint16;

typedef sint64             Ifx_TickTime;    /**< \brief Time in ticks */












typedef sint16 Ifx_SizeT;                       /**< \brief Type used for data stream size */


/** \brief Circular buffer definition. */
typedef struct
{
    void  *base;                   /**< \brief buffer base address */
    uint16 index;                  /**< \brief buffer current index */
    uint16 length;                 /**< \brief buffer length*/
} Ifx_CircularBuffer;

typedef uint16 Ifx_Priority;       /**< \brief Used in interrupt service priorities */
typedef uint32 Ifx_TimerValue;     /**< \brief Used in timer values */
typedef sint32 Ifx_SignedTimerVal; /**< \brief Used in signed timer values */

typedef pvoid  Ifx_AddressValue;   /**< \brief Used in address values */

typedef struct
{
    uint16 priority;
    uint16 provider;
} Ifx_IsrSetting;

/** \brief Signal active state definition. */
typedef enum
{
    Ifx_ActiveState_low  = 0,       /**< \brief The signal is low active */
    Ifx_ActiveState_high = 1        /**< \brief The signal is high active */
} Ifx_ActiveState;

typedef enum
{
    Ifx_ParityMode_even = 0,
    Ifx_ParityMode_odd  = 1
} Ifx_ParityMode;

/** \brief input multiplexer definition used in PinMaps
 */
typedef enum
{
    Ifx_RxSel_a,
    Ifx_RxSel_b,
    Ifx_RxSel_c,
    Ifx_RxSel_d,
    Ifx_RxSel_e,
    Ifx_RxSel_f,
    Ifx_RxSel_g,
    Ifx_RxSel_h
} Ifx_RxSel;

/** \brief Module address and index map */
typedef struct
{
    volatile void *module;      /**< \brief Module address */
    sint32         index;       /**< \brief Module index */
} IfxModule_IndexMap;

typedef struct
{
    Ifx_TickTime timestamp;
    uint8        data;
}Ifx_DataBufferMode_TimeStampSingle;

/*
 * typedef struct
 * {
 *  Ifx_TickTime timestamp;
 *  uint8 count[1];     // Number of valid data
 *  uint8 data[7];
 * }Ifx_DataBufferMode_TimeStampBurst;
 */

typedef enum
{
    Ifx_DataBufferMode_normal = 0,           /**< \brief normal mode, each received byte is moved to the rx fifo */
    Ifx_DataBufferMode_timeStampSingle,      /**< \brief Single byte type stamp mode. The rx fifo is filled in with Ifx_DataBufferMode_TimeStampSingle items. */
//    Ifx_DataBufferMode_timeStameBurst      /**< \brief Burst byte type stamp mode. The rx fifo is filled in with Ifx_DataBufferMode_TimeStampBurst items. */
}Ifx_DataBufferMode;

/**
 * Defines the PWM modes
 *
 * The 1st member shall start with value 0, and the next members value shall be the previous member +1
 * pwmMode_off shall be the member with the higher index
 * \note enum order and values should not be modified, except Ifx_Pwm_Mode_init and Ifx_Pwm_Mode_count
 */
typedef enum
{
    Ifx_Pwm_Mode_centerAligned         = 0, /**< \brief Center aligned mode */
    Ifx_Pwm_Mode_centerAlignedInverted = 1, /**< \brief Center aligned inverted aligned mode */
    Ifx_Pwm_Mode_leftAligned           = 2, /**< \brief Left aligned mode. The PWM period starts with a rising edge */
    Ifx_Pwm_Mode_rightAligned          = 3, /**< \brief Right aligned mode. The PWM period starts with a falling edge*/
    Ifx_Pwm_Mode_off                   = 4, /**< \brief All switch open */
    Ifx_Pwm_Mode_init                  = 5, /**< \brief Initialisation mode, do not use at run time */
    Ifx_Pwm_Mode_count                      /**< \brief Number of defined modes */
} Ifx_Pwm_Mode;






#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_TypesTasking.h"
/**
 * \file Ifx_TypesTasking.h
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2012 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */


/******************************************************************************/




/******************************************************************************/

/******************************************************************************/


#line 191 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"














typedef struct
{
    __fract real;				/**< \brief Real part */
    __fract imag;				/**< \brief Imaginary part */
} cfract;

typedef struct
{
    __sfract real;				/**< \brief Real part */
    __sfract imag;				/**< \brief Imaginary part */
} csfract;









#line 61 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxCan_cfg.h"


/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Number of CAN modules
 */


/** \brief Number of nodes per each CAN module
 */


/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Can_Impl_Enum
 * \{ */
/** \brief List of the available can resources
 */
typedef enum
{
    IfxCan_Index_none = -1,  /**< \brief Not Selected */
    IfxCan_Index_0    = 0,   /**< \brief CAN index 0  */
    IfxCan_Index_1,          /**< \brief CAN index 1  */
    IfxCan_Index_2           /**< \brief CAN index 2  */
} IfxCan_Index;

/** \brief CAN Node number
 */
typedef enum
{
    IfxCan_NodeId_none = -1, /**< \brief None of the CAN Nodes */
    IfxCan_NodeId_0,         /**< \brief Node Id 0  */
    IfxCan_NodeId_1,         /**< \brief Node Id 1  */
    IfxCan_NodeId_2,         /**< \brief Node Id 2  */
    IfxCan_NodeId_3          /**< \brief Node Id 3  */
} IfxCan_NodeId;

/** \} */

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/

extern const IfxModule_IndexMap IfxCan_cfg_indexMap[(3)];


#line 50 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\ee\\..\\Libraries\\iLLD\\TC38A\\Tricore\\_PinMap\\IfxCan_PinMap.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Port\\Std\\IfxPort.h"
/**
 * \file IfxPort.h
 * \brief PORT  basic functionality
 * \ingroup IfxLld_Port
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 * \defgroup IfxLld_Port_Std_Enum Enumerations
 * \ingroup IfxLld_Port_Std
 * \defgroup IfxLld_Port_Std_DataStructures Data structures
 * \ingroup IfxLld_Port_Std
 * \defgroup IfxLld_Port_Std_SinglePin Single Pin Functions
 * \ingroup IfxLld_Port_Std
 * \defgroup IfxLld_Port_Std_PortGroup Group Access Functions
 * \ingroup IfxLld_Port_Std
 */




/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxPort_cfg.h"
/**
 * \file IfxPort_cfg.h
 * \brief PORT on-chip implementation data
 * \ingroup IfxLld_Port
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 * \defgroup IfxLld_Port PORTS
 * \ingroup IfxLld
 * \defgroup IfxLld_Port_Impl Implementation
 * \ingroup IfxLld_Port
 * \defgroup IfxLld_Port_Std Standard Driver
 * \ingroup IfxLld_Port
 */




/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h"
/**
 * \file IfxCpu_Intrinsics.h
 * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
 * \ingroup IfxLld_Cpu_Std
 *
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"
/**
 * \file Ifx_Types.h
 * \brief This files defines all types used by the IFX HAL and libraries
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */
























































































































































































#line 48 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h"









#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_IntrinsicsTasking.h"
/**
 * \file IfxCpu_IntrinsicsTasking.h
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Cpu_Intrinsics_Tasking Intrinsics for TASKING compiler
 * \ingroup IfxLld_Cpu_Intrinsics
 *
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\Ifx_Types.h"
/**
 * \file Ifx_Types.h
 * \brief This files defines all types used by the IFX HAL and libraries
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */
























































































































































































#line 48 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_IntrinsicsTasking.h"
/******************************************************************************/
/* *INDENT-OFF* */


/** Function call without return
 */


/** Jump and link
 */
static inline void Ifx__jump_and_link(void (*fun)(void))
{
	__asm("jli %0"::"a"(fun));
}

static inline void Ifx__moveToDataParam0(unsigned int var)
{
	__asm("mov d4, %0"::"d"(var));
}

static inline void Ifx__moveToAddrParam0(const void *var)
{
	__asm("mov.aa a4, %0"::"a"(var));
}

static inline unsigned int Ifx__getDataParamRet(void)
{
	unsigned int var;
	__asm(" mov\t %0, d2":"=d"(var));
	return var;
}

static inline void Ifx__moveToDataParamRet(unsigned int var)
{
	__asm("mov d2, %0"::"d"(var));
}

static inline void Ifx__jumpToFunction(const void *fun)
{
	__asm("\tji %0"::"a"(fun));
}

static inline void Ifx__jumpToFunctionWithLink(const void *fun)
{
	Ifx__jump_and_link((void (*)(void))fun);
}

static inline void Ifx__jumpBackToLink(void)
{
	__asm("ji a11");
}

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_any_type Cross type arithmetic operation
 *
 * Macro compatible with float, fix point, signed integer and unsigned integer
 *
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */




/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_singed_integer Signed integer operation
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */

/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_unsinged_integer Unsigned integer operation
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */

/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_float Floating point operation
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */




















/** \} */
/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_fractional Fractional Arithmetic Support
 The next table provides an overview of intrinsic functions to convert fractional values. Note that the
 TASKING VX-toolset C compiler for TriCore fully supports the fractional type so normally you should not
 need these intrinsic functions (except for __mulfractlong). For compatibility reasons the TASKING C
 compiler does support these functions.
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */






/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_insert Insert / Extract Bit-fields and Bits
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */









/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_interrupt_handling Interrupt Handling
 The next table provides an overview of the intrinsic functions to read or set interrupt handling.
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */




/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_miscellaneous Miscellaneous Intrinsic Functions
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */

/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_packed Packed Data Type Support
 The next table provides an overview of the intrinsic functions for initialization of packed data type.
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */

/** \} */


/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_register Register Handling
 The next table provides an overview of the intrinsic functions that you can use to access control registers.
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */



/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_saturation Saturation Arithmetic Support
 These intrinsics support saturation arithmetic
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */









/** \} */

/** \defgroup IfxLld_Cpu_Intrinsics_Tasking_single_assembly Insert Single Assembly Instruction
 The next table provides an overview of the intrinsic functions that you can use to insert a single assembly
 instruction.You can also use inline assembly but these intrinsics provide a shorthand for frequently used
 assembly instructions.
 * \ingroup IfxLld_Cpu_Intrinsics_Tasking
 * \{
 */

static inline void Ifx__nops(void* cnt)
{
    __asm("nop16 \n\t"
          "loop %0,*-2"
          ::"a"(((char*)cnt) - 1));
}



/** Insert a memory barrier
 */











static inline void Ifx__ldmstAsm(volatile void *addr, uint32 mask, uint32 data)
{
    __asm("\tmov d3, %1 \n"
          "\tmov d2, %2 \n"
          "\tldmst [%0],e2"
          ::"a"(addr), "d"(mask), "d"(data):"d2", "d3");

}

/** Convert float to fract
 */
static inline __fract Ifx__float_to_fract(float a)
{
    __fract res;
    __asm("ftoq31  %0,%1,%2":"=d"(res):"d"(a), "d"(0):"memory");
    return res;
}



/** Convert float to sfract
 */
static inline __sfract Ifx__float_to_sfract(float a)
{
    __fract tmp = Ifx__float_to_fract(a);
    return __round16(tmp);
}




static inline void Ifx__stopPerfCounters(void)
{ //__mtcr (CPU_CCTRL, 0);
    __asm(
            "    mov d0,#0\n"
            "    mtcr #0xFC00,d0\n"
            "    isync\n"
            :::"d0");
}

/** \} */

/* FIXME use inline instead of #define */
/* FIXME is it really required to have #define __setareg(areg,val) ___setareg(areg,val) or can __setareg() implemented directly */




/** \brief This function is a implementation of a binary semaphore using compare and swap instruction
 * \param address address of resource.
 * \param value This variable is updated with status of address
 * \param condition if the value of address matches with the value of condition, then swap of value & address occurs.
 *
 */



/** \brief Convert a fixpoint value to float32
 *
 * This function converts a value from a fixpoint format to a float32 format.
 *
 *
 * \param value value to be converted.
 * \param shift position of the fix point. Range = [-256, 255] => (Qx.y format where x = shift+1).
 *
 * \return Returns the converted value in the float32 format.
 *
 */
static inline float32 Ifx__fixpoint_to_float32(__fract value, sint32 shift)
{
    float32 result;

    __asm(
        "   q31tof\t%0, %1, %2  \n"
        : "=d" (result)
        : "d" (value), "d" (shift));
    return result;
}

static inline void* Ifx__getA11(void)
{
    unsigned int *res;
    __asm("mov.aa %0, a11": "=a" (res) : :"a11");
    return res;
}

static inline void Ifx__setStackPointer(void *stackAddr)
{
    __asm("mov.aa a10, %0": : "a" (stackAddr) :"a10");
}

static inline uint32 IfxCpu_calculateCrc32(uint32 *startaddress, uint8 length)
{
    uint32 returnvalue;
    __asm("MOV d0, #0x0"); /* set seed value to 0 */
    for (;length > 0; length--)
    {
        /* calculate the CRC over all data */
        __asm("LD.W d1,[%0]" : : "a" (startaddress));
        __asm("CRC32 d0,d0,d1");
        startaddress++;
    }
    __asm("MOV %0,d0" : "=d" (returnvalue)); /* return result of CRC*/
    return returnvalue;
}

static inline uint32 IfxCpu_getRandomVal(uint32 a, uint32 x, uint32 m)
{
	uint32 result;
    __asm("      mul.u     e14,%1,%2      ; d15 = Eh; d14 = El    \n"
        "        mov       d12,d14        ;   e12 = El            \n"
        "        mov       d13,#0         ;                       \n"
        "        madd.u    e14,e12,d15,#5 ; e14 = El + 5 * d15    \n"
        " 1:     jge.u     d14,%3,2n      ;                       \n"
        "        jz        d15,3n         ;                       \n"
        " 2:     subx      d14,d14,%3     ;  e12=e12-m            \n"
        "        subc      d15,d15,d13    ; d13=d13-0             \n"
        "        loopu     1p             ;                       \n"
        " 3:     mov       %0,d14         ;                       \n"
        : "=d"(result) : "d"(a), "d"(x), "d"(m) : "e14","e12");
    return result;
}

static inline sint32 Ifx__popcnt(sint32 a)
{ 
	sint32 res; 
	__asm("popcnt.w %0,%1":"=d"(res):"d"(a)); 
		return res; 
}


/* Macros for backward compatibility of the intrinsics*/
/******************************************************************************/










































































































































































































































/******************************************************************************/
/* *INDENT-ON* */
/******************************************************************************/

#line 57 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h"
























//______________________________________________________________________________

/** Convert context pointer to address pointer
 * \param[in] cx context pointer
 * \return address pointer
 */
static inline void *__cx_to_addr(uint32 cx)
{
    uint32 seg_nr = __extru(cx, 16, 4);
    return (void *)__insert(seg_nr << 28, cx, 6, 16);
}


/** Convert address pointer to context pointer
 * \param[in] addr address pointer
 * \return context pointer
 */
static inline uint32 __addr_to_cx(void *addr)
{
    uint32 seg_nr, seg_idx;
    seg_nr  = __extru((int)addr, 28, 4) << 16;
    seg_idx = __extru((int)addr, 6, 16);
    return seg_nr | seg_idx;
}


/******************************************************************************/
static inline void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
{
    *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
}


/** 32bit load operation
 */
static inline uint32 __ld32(void *addr)
{
    return *(volatile uint32 *)addr;
}


/** 32bit store operation
 */
static inline void __st32(void *addr, uint32 value)
{
    *(volatile uint32 *)addr = value;
}


/** 64bit load operation
 */
static inline uint64 __ld64(void *addr)
{
    return *(volatile uint64 *)addr;
}


/** 64bit store operation
 */
static inline void __st64(void *addr, uint64 value)
{
    *(volatile uint64 *)addr = value;
}


/** 64bit load operation which returns the lower and upper 32bit word
 */
static inline void __ld64_lu(void *addr, uint32 *valueLower, uint32 *valueUpper)
{
    register uint64 value;
    value       = __ld64(addr);
    *valueLower = (uint32)value;
    *valueUpper = (uint32)(value >> 32);
}


/** 64bit store operation which stores a lower and upper 32bit word
 */
static inline void __st64_lu(void *addr, uint32 valueLower, uint32 valueUpper)
{
    register uint64 value = ((uint64)valueUpper << 32) | valueLower;
    __st64(addr, value);
}


/******************************************************************************/

#line 58 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxPort_cfg.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxPort_reg.h"
/**
 * \file IfxPort_reg.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_P_Registers_Cfg P address
 * \ingroup IfxSfr_P_Registers
 * 
 * \defgroup IfxSfr_P_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P00 2-P00
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P01 2-P01
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P02 2-P02
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P10 2-P10
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P11 2-P11
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P12 2-P12
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P13 2-P13
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P14 2-P14
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P15 2-P15
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P20 2-P20
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P21 2-P21
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P22 2-P22
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P23 2-P23
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P24 2-P24
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P25 2-P25
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P26 2-P26
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P30 2-P30
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P31 2-P31
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P32 2-P32
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P33 2-P33
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P34 2-P34
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P40 2-P40
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P41 2-P41
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 *
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxPort_regdef.h"
/**
 * \file IfxPort_regdef.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_P_Registers P Registers
 * \ingroup IfxSfr
 * 
 * \defgroup IfxSfr_P_Registers_Bitfields Bitfields
 * \ingroup IfxSfr_P_Registers
 * 
 * \defgroup IfxSfr_P_Registers_union Register unions
 * \ingroup IfxSfr_P_Registers
 * 
 * \defgroup IfxSfr_P_Registers_struct Memory map
 * \ingroup IfxSfr_P_Registers
 */


/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/******************************************************************************/


/** \addtogroup IfxSfr_P_Registers_Bitfields
 * \{  */
/** \brief Port n Access Enable Register 0 */
typedef struct _Ifx_P_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 (rw) */
} Ifx_P_ACCEN0_Bits;

/** \brief Port n Access Enable Register 1 */
typedef struct _Ifx_P_ACCEN1_Bits
{
    Ifx_UReg_32Bit reserved_0:32;     /**< \brief [31:0] \internal Reserved */
} Ifx_P_ACCEN1_Bits;

/** \brief Port n Emergency Stop Register */
typedef struct _Ifx_P_ESR_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Emergency Stop Enable for Pin 0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Emergency Stop Enable for Pin 1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Emergency Stop Enable for Pin 2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Emergency Stop Enable for Pin 3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Emergency Stop Enable for Pin 4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Emergency Stop Enable for Pin 5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Emergency Stop Enable for Pin 6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Emergency Stop Enable for Pin 7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Emergency Stop Enable for Pin 8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Emergency Stop Enable for Pin 9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Emergency Stop Enable for Pin 10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Emergency Stop Enable for Pin 11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Emergency Stop Enable for Pin 12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Emergency Stop Enable for Pin 13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Emergency Stop Enable for Pin 14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Emergency Stop Enable for Pin 15 (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_ESR_Bits;

/** \brief Port n Identification Register */
typedef struct _Ifx_P_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;          /**< \brief [7:0] Module Revision Number (r) */
    Ifx_UReg_32Bit MODTYPE:8;         /**< \brief [15:8] Module Type (r) */
    Ifx_UReg_32Bit MODNUMBER:16;      /**< \brief [31:16] Module Number (r) */
} Ifx_P_ID_Bits;

/** \brief Port n Input Register */
typedef struct _Ifx_P_IN_Bits
{
    Ifx_UReg_32Bit P0:1;              /**< \brief [0:0] Input Bit 0 (rh) */
    Ifx_UReg_32Bit P1:1;              /**< \brief [1:1] Input Bit 1 (rh) */
    Ifx_UReg_32Bit P2:1;              /**< \brief [2:2] Input Bit 2 (rh) */
    Ifx_UReg_32Bit P3:1;              /**< \brief [3:3] Input Bit 3 (rh) */
    Ifx_UReg_32Bit P4:1;              /**< \brief [4:4] Input Bit 4 (rh) */
    Ifx_UReg_32Bit P5:1;              /**< \brief [5:5] Input Bit 5 (rh) */
    Ifx_UReg_32Bit P6:1;              /**< \brief [6:6] Input Bit 6 (rh) */
    Ifx_UReg_32Bit P7:1;              /**< \brief [7:7] Input Bit 7 (rh) */
    Ifx_UReg_32Bit P8:1;              /**< \brief [8:8] Input Bit 8 (rh) */
    Ifx_UReg_32Bit P9:1;              /**< \brief [9:9] Input Bit 9 (rh) */
    Ifx_UReg_32Bit P10:1;             /**< \brief [10:10] Input Bit 10 (rh) */
    Ifx_UReg_32Bit P11:1;             /**< \brief [11:11] Input Bit 11 (rh) */
    Ifx_UReg_32Bit P12:1;             /**< \brief [12:12] Input Bit 12 (rh) */
    Ifx_UReg_32Bit P13:1;             /**< \brief [13:13] Input Bit 13 (rh) */
    Ifx_UReg_32Bit P14:1;             /**< \brief [14:14] Input Bit 14 (rh) */
    Ifx_UReg_32Bit P15:1;             /**< \brief [15:15] Input Bit 15 (rh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_IN_Bits;

/** \brief Port n Input/Output Control Register 0 */
typedef struct _Ifx_P_IOCR0_Bits
{
    Ifx_UReg_32Bit reserved_0:3;      /**< \brief [2:0] \internal Reserved */
    Ifx_UReg_32Bit PC0:5;             /**< \brief [7:3] Port Control for Pin 0 (rw) */
    Ifx_UReg_32Bit reserved_8:3;      /**< \brief [10:8] \internal Reserved */
    Ifx_UReg_32Bit PC1:5;             /**< \brief [15:11] Port Control for Pin 1 (rw) */
    Ifx_UReg_32Bit reserved_16:3;     /**< \brief [18:16] \internal Reserved */
    Ifx_UReg_32Bit PC2:5;             /**< \brief [23:19] Port Control for Pin 2 (rw) */
    Ifx_UReg_32Bit reserved_24:3;     /**< \brief [26:24] \internal Reserved */
    Ifx_UReg_32Bit PC3:5;             /**< \brief [31:27] Port Control for Pin 3 (rw) */
} Ifx_P_IOCR0_Bits;

/** \brief Port n Input/Output Control Register 12 */
typedef struct _Ifx_P_IOCR12_Bits
{
    Ifx_UReg_32Bit reserved_0:3;      /**< \brief [2:0] \internal Reserved */
    Ifx_UReg_32Bit PC12:5;            /**< \brief [7:3] Port Control for Port n Pin 12 (rw) */
    Ifx_UReg_32Bit reserved_8:3;      /**< \brief [10:8] \internal Reserved */
    Ifx_UReg_32Bit PC13:5;            /**< \brief [15:11] Port Control for Port n Pin 13 (rw) */
    Ifx_UReg_32Bit reserved_16:3;     /**< \brief [18:16] \internal Reserved */
    Ifx_UReg_32Bit PC14:5;            /**< \brief [23:19] Port Control for Port n Pin 14 (rw) */
    Ifx_UReg_32Bit reserved_24:3;     /**< \brief [26:24] \internal Reserved */
    Ifx_UReg_32Bit PC15:5;            /**< \brief [31:27] Port Control for Port n Pin 15 (rw) */
} Ifx_P_IOCR12_Bits;

/** \brief Port n Input/Output Control Register 4 */
typedef struct _Ifx_P_IOCR4_Bits
{
    Ifx_UReg_32Bit reserved_0:3;      /**< \brief [2:0] \internal Reserved */
    Ifx_UReg_32Bit PC4:5;             /**< \brief [7:3] Port Control for Port n Pin 4 (rw) */
    Ifx_UReg_32Bit reserved_8:3;      /**< \brief [10:8] \internal Reserved */
    Ifx_UReg_32Bit PC5:5;             /**< \brief [15:11] Port Control for Port n Pin 5 (rw) */
    Ifx_UReg_32Bit reserved_16:3;     /**< \brief [18:16] \internal Reserved */
    Ifx_UReg_32Bit PC6:5;             /**< \brief [23:19] Port Control for Port n Pin 6 (rw) */
    Ifx_UReg_32Bit reserved_24:3;     /**< \brief [26:24] \internal Reserved */
    Ifx_UReg_32Bit PC7:5;             /**< \brief [31:27] Port Control for Port n Pin 7 (rw) */
} Ifx_P_IOCR4_Bits;

/** \brief Port n Input/Output Control Register 8 */
typedef struct _Ifx_P_IOCR8_Bits
{
    Ifx_UReg_32Bit reserved_0:3;      /**< \brief [2:0] \internal Reserved */
    Ifx_UReg_32Bit PC8:5;             /**< \brief [7:3] Port Control for Port n Pin 8 (rw) */
    Ifx_UReg_32Bit reserved_8:3;      /**< \brief [10:8] \internal Reserved */
    Ifx_UReg_32Bit PC9:5;             /**< \brief [15:11] Port Control for Port n Pin 9 (rw) */
    Ifx_UReg_32Bit reserved_16:3;     /**< \brief [18:16] \internal Reserved */
    Ifx_UReg_32Bit PC10:5;            /**< \brief [23:19] Port Control for Port n Pin 10 (rw) */
    Ifx_UReg_32Bit reserved_24:3;     /**< \brief [26:24] \internal Reserved */
    Ifx_UReg_32Bit PC11:5;            /**< \brief [31:27] Port Control for Port n Pin 11 (rw) */
} Ifx_P_IOCR8_Bits;

/** \brief Port n LVDS Pad Control Register ${x} */
typedef struct _Ifx_P_LPCR_Bits
{
    Ifx_UReg_32Bit REN_CTRL:1;        /**< \brief [0:0] LVDS RX_EN controller (rw) */
    Ifx_UReg_32Bit RX_EN:1;           /**< \brief [1:1] Enable Receive LVDS (rw) */
    Ifx_UReg_32Bit TERM:1;            /**< \brief [2:2] Select Receiver Termination Mode (rw) */
    Ifx_UReg_32Bit LRXTERM:3;         /**< \brief [5:3] LVDS RX Poly-resistor configuration value (rw) */
    Ifx_UReg_32Bit LVDSM:1;           /**< \brief [6:6] LVDS-M Mode (rw) */
    Ifx_UReg_32Bit PS:1;              /**< \brief [7:7] Pad Supply Selection (rw) */
    Ifx_UReg_32Bit TEN_CTRL:1;        /**< \brief [8:8] LVDS TX_EN controller (rw) */
    Ifx_UReg_32Bit TX_EN:1;           /**< \brief [9:9] Enable Transmit LVDS (rw) */
    Ifx_UReg_32Bit VDIFFADJ:2;        /**< \brief [11:10] LVDS Output Amplitude Tuning (rw) */
    Ifx_UReg_32Bit VOSDYN:1;          /**< \brief [12:12] Tune Bit of VOS Control Loop Static/Dynamic (rw) */
    Ifx_UReg_32Bit VOSEXT:1;          /**< \brief [13:13] Tune Bit of VOS Control Loop Internal/External (rw) */
    Ifx_UReg_32Bit TX_PD:1;           /**< \brief [14:14] LVDS Power Down (rw) */
    Ifx_UReg_32Bit TX_PWDPD:1;        /**< \brief [15:15] Enable TX Power down pull down. (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_LPCR_Bits;

/** \brief Port n Output Modification Clear Register */
typedef struct _Ifx_P_OMCR_Bits
{
    Ifx_UReg_32Bit reserved_0:16;     /**< \brief [15:0] \internal Reserved */
    Ifx_UReg_32Bit PCL0:1;            /**< \brief [16:16] Clear Bit 0 (w) */
    Ifx_UReg_32Bit PCL1:1;            /**< \brief [17:17] Clear Bit 1 (w) */
    Ifx_UReg_32Bit PCL2:1;            /**< \brief [18:18] Clear Bit 2 (w) */
    Ifx_UReg_32Bit PCL3:1;            /**< \brief [19:19] Clear Bit 3 (w) */
    Ifx_UReg_32Bit PCL4:1;            /**< \brief [20:20] Clear Bit 4 (w) */
    Ifx_UReg_32Bit PCL5:1;            /**< \brief [21:21] Clear Bit 5 (w) */
    Ifx_UReg_32Bit PCL6:1;            /**< \brief [22:22] Clear Bit 6 (w) */
    Ifx_UReg_32Bit PCL7:1;            /**< \brief [23:23] Clear Bit 7 (w) */
    Ifx_UReg_32Bit PCL8:1;            /**< \brief [24:24] Clear Bit 8 (w) */
    Ifx_UReg_32Bit PCL9:1;            /**< \brief [25:25] Clear Bit 9 (w) */
    Ifx_UReg_32Bit PCL10:1;           /**< \brief [26:26] Clear Bit 10 (w) */
    Ifx_UReg_32Bit PCL11:1;           /**< \brief [27:27] Clear Bit 11 (w) */
    Ifx_UReg_32Bit PCL12:1;           /**< \brief [28:28] Clear Bit 12 (w) */
    Ifx_UReg_32Bit PCL13:1;           /**< \brief [29:29] Clear Bit 13 (w) */
    Ifx_UReg_32Bit PCL14:1;           /**< \brief [30:30] Clear Bit 14 (w) */
    Ifx_UReg_32Bit PCL15:1;           /**< \brief [31:31] Clear Bit 15 (w) */
} Ifx_P_OMCR_Bits;

/** \brief Port n Output Modification Clear Register 0 */
typedef struct _Ifx_P_OMCR0_Bits
{
    Ifx_UReg_32Bit reserved_0:16;     /**< \brief [15:0] \internal Reserved */
    Ifx_UReg_32Bit PCL0:1;            /**< \brief [16:16] Clear Bit 0 (w) */
    Ifx_UReg_32Bit PCL1:1;            /**< \brief [17:17] Clear Bit 1 (w) */
    Ifx_UReg_32Bit PCL2:1;            /**< \brief [18:18] Clear Bit 2 (w) */
    Ifx_UReg_32Bit PCL3:1;            /**< \brief [19:19] Clear Bit 3 (w) */
    Ifx_UReg_32Bit reserved_20:12;    /**< \brief [31:20] \internal Reserved */
} Ifx_P_OMCR0_Bits;

/** \brief Port n Output Modification Clear Register 12 */
typedef struct _Ifx_P_OMCR12_Bits
{
    Ifx_UReg_32Bit reserved_0:28;     /**< \brief [27:0] \internal Reserved */
    Ifx_UReg_32Bit PCL12:1;           /**< \brief [28:28] Clear Bit 12 (w) */
    Ifx_UReg_32Bit PCL13:1;           /**< \brief [29:29] Clear Bit 13 (w) */
    Ifx_UReg_32Bit PCL14:1;           /**< \brief [30:30] Clear Bit 14 (w) */
    Ifx_UReg_32Bit PCL15:1;           /**< \brief [31:31] Clear Bit 15 (w) */
} Ifx_P_OMCR12_Bits;

/** \brief Port n Output Modification Clear Register 4 */
typedef struct _Ifx_P_OMCR4_Bits
{
    Ifx_UReg_32Bit reserved_0:20;     /**< \brief [19:0] \internal Reserved */
    Ifx_UReg_32Bit PCL4:1;            /**< \brief [20:20] Clear Bit 4 (w) */
    Ifx_UReg_32Bit PCL5:1;            /**< \brief [21:21] Clear Bit 5 (w) */
    Ifx_UReg_32Bit PCL6:1;            /**< \brief [22:22] Clear Bit 6 (w) */
    Ifx_UReg_32Bit PCL7:1;            /**< \brief [23:23] Clear Bit 7 (w) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_P_OMCR4_Bits;

/** \brief Port n Output Modification Clear Register 8 */
typedef struct _Ifx_P_OMCR8_Bits
{
    Ifx_UReg_32Bit reserved_0:24;     /**< \brief [23:0] \internal Reserved */
    Ifx_UReg_32Bit PCL8:1;            /**< \brief [24:24] Clear Bit 8 (w) */
    Ifx_UReg_32Bit PCL9:1;            /**< \brief [25:25] Clear Bit 9 (w) */
    Ifx_UReg_32Bit PCL10:1;           /**< \brief [26:26] Clear Bit 10 (w) */
    Ifx_UReg_32Bit PCL11:1;           /**< \brief [27:27] Clear Bit 11 (w) */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_P_OMCR8_Bits;

/** \brief Port n Output Modification Register */
typedef struct _Ifx_P_OMR_Bits
{
    Ifx_UReg_32Bit PS0:1;             /**< \brief [0:0] Set Bit 0 (w) */
    Ifx_UReg_32Bit PS1:1;             /**< \brief [1:1] Set Bit 1 (w) */
    Ifx_UReg_32Bit PS2:1;             /**< \brief [2:2] Set Bit 2 (w) */
    Ifx_UReg_32Bit PS3:1;             /**< \brief [3:3] Set Bit 3 (w) */
    Ifx_UReg_32Bit PS4:1;             /**< \brief [4:4] Set Bit 4 (w) */
    Ifx_UReg_32Bit PS5:1;             /**< \brief [5:5] Set Bit 5 (w) */
    Ifx_UReg_32Bit PS6:1;             /**< \brief [6:6] Set Bit 6 (w) */
    Ifx_UReg_32Bit PS7:1;             /**< \brief [7:7] Set Bit 7 (w) */
    Ifx_UReg_32Bit PS8:1;             /**< \brief [8:8] Set Bit 8 (w) */
    Ifx_UReg_32Bit PS9:1;             /**< \brief [9:9] Set Bit 9 (w) */
    Ifx_UReg_32Bit PS10:1;            /**< \brief [10:10] Set Bit 10 (w) */
    Ifx_UReg_32Bit PS11:1;            /**< \brief [11:11] Set Bit 11 (w) */
    Ifx_UReg_32Bit PS12:1;            /**< \brief [12:12] Set Bit 12 (w) */
    Ifx_UReg_32Bit PS13:1;            /**< \brief [13:13] Set Bit 13 (w) */
    Ifx_UReg_32Bit PS14:1;            /**< \brief [14:14] Set Bit 14 (w) */
    Ifx_UReg_32Bit PS15:1;            /**< \brief [15:15] Set Bit 15 (w) */
    Ifx_UReg_32Bit PCL0:1;            /**< \brief [16:16] Clear Bit 0 (w) */
    Ifx_UReg_32Bit PCL1:1;            /**< \brief [17:17] Clear Bit 1 (w) */
    Ifx_UReg_32Bit PCL2:1;            /**< \brief [18:18] Clear Bit 2 (w) */
    Ifx_UReg_32Bit PCL3:1;            /**< \brief [19:19] Clear Bit 3 (w) */
    Ifx_UReg_32Bit PCL4:1;            /**< \brief [20:20] Clear Bit 4 (w) */
    Ifx_UReg_32Bit PCL5:1;            /**< \brief [21:21] Clear Bit 5 (w) */
    Ifx_UReg_32Bit PCL6:1;            /**< \brief [22:22] Clear Bit 6 (w) */
    Ifx_UReg_32Bit PCL7:1;            /**< \brief [23:23] Clear Bit 7 (w) */
    Ifx_UReg_32Bit PCL8:1;            /**< \brief [24:24] Clear Bit 8 (w) */
    Ifx_UReg_32Bit PCL9:1;            /**< \brief [25:25] Clear Bit 9 (w) */
    Ifx_UReg_32Bit PCL10:1;           /**< \brief [26:26] Clear Bit 10 (w) */
    Ifx_UReg_32Bit PCL11:1;           /**< \brief [27:27] Clear Bit 11 (w) */
    Ifx_UReg_32Bit PCL12:1;           /**< \brief [28:28] Clear Bit 12 (w) */
    Ifx_UReg_32Bit PCL13:1;           /**< \brief [29:29] Clear Bit 13 (w) */
    Ifx_UReg_32Bit PCL14:1;           /**< \brief [30:30] Clear Bit 14 (w) */
    Ifx_UReg_32Bit PCL15:1;           /**< \brief [31:31] Clear Bit 15 (w) */
} Ifx_P_OMR_Bits;

/** \brief Port n Output Modification Set Register */
typedef struct _Ifx_P_OMSR_Bits
{
    Ifx_UReg_32Bit PS0:1;             /**< \brief [0:0] Set Bit 0 (w) */
    Ifx_UReg_32Bit PS1:1;             /**< \brief [1:1] Set Bit 1 (w) */
    Ifx_UReg_32Bit PS2:1;             /**< \brief [2:2] Set Bit 2 (w) */
    Ifx_UReg_32Bit PS3:1;             /**< \brief [3:3] Set Bit 3 (w) */
    Ifx_UReg_32Bit PS4:1;             /**< \brief [4:4] Set Bit 4 (w) */
    Ifx_UReg_32Bit PS5:1;             /**< \brief [5:5] Set Bit 5 (w) */
    Ifx_UReg_32Bit PS6:1;             /**< \brief [6:6] Set Bit 6 (w) */
    Ifx_UReg_32Bit PS7:1;             /**< \brief [7:7] Set Bit 7 (w) */
    Ifx_UReg_32Bit PS8:1;             /**< \brief [8:8] Set Bit 8 (w) */
    Ifx_UReg_32Bit PS9:1;             /**< \brief [9:9] Set Bit 9 (w) */
    Ifx_UReg_32Bit PS10:1;            /**< \brief [10:10] Set Bit 10 (w) */
    Ifx_UReg_32Bit PS11:1;            /**< \brief [11:11] Set Bit 11 (w) */
    Ifx_UReg_32Bit PS12:1;            /**< \brief [12:12] Set Bit 12 (w) */
    Ifx_UReg_32Bit PS13:1;            /**< \brief [13:13] Set Bit 13 (w) */
    Ifx_UReg_32Bit PS14:1;            /**< \brief [14:14] Set Bit 14 (w) */
    Ifx_UReg_32Bit PS15:1;            /**< \brief [15:15] Set Bit 15 (w) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_OMSR_Bits;

/** \brief Port n Output Modification Set Register 0 */
typedef struct _Ifx_P_OMSR0_Bits
{
    Ifx_UReg_32Bit PS0:1;             /**< \brief [0:0] Set Bit 0 (w) */
    Ifx_UReg_32Bit PS1:1;             /**< \brief [1:1] Set Bit 1 (w) */
    Ifx_UReg_32Bit PS2:1;             /**< \brief [2:2] Set Bit 2 (w) */
    Ifx_UReg_32Bit PS3:1;             /**< \brief [3:3] Set Bit 3 (w) */
    Ifx_UReg_32Bit reserved_4:28;     /**< \brief [31:4] \internal Reserved */
} Ifx_P_OMSR0_Bits;

/** \brief Port n Output Modification Set Register 12 */
typedef struct _Ifx_P_OMSR12_Bits
{
    Ifx_UReg_32Bit reserved_0:12;     /**< \brief [11:0] \internal Reserved */
    Ifx_UReg_32Bit PS12:1;            /**< \brief [12:12] Set Bit 12 (w) */
    Ifx_UReg_32Bit PS13:1;            /**< \brief [13:13] Set Bit 13 (w) */
    Ifx_UReg_32Bit PS14:1;            /**< \brief [14:14] Set Bit 14 (w) */
    Ifx_UReg_32Bit PS15:1;            /**< \brief [15:15] Set Bit 15 (w) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_OMSR12_Bits;

/** \brief Port n Output Modification Set Register 4 */
typedef struct _Ifx_P_OMSR4_Bits
{
    Ifx_UReg_32Bit reserved_0:4;      /**< \brief [3:0] \internal Reserved */
    Ifx_UReg_32Bit PS4:1;             /**< \brief [4:4] Set Bit 4 (w) */
    Ifx_UReg_32Bit PS5:1;             /**< \brief [5:5] Set Bit 5 (w) */
    Ifx_UReg_32Bit PS6:1;             /**< \brief [6:6] Set Bit 6 (w) */
    Ifx_UReg_32Bit PS7:1;             /**< \brief [7:7] Set Bit 7 (w) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_P_OMSR4_Bits;

/** \brief Port n Output Modification Set Register 8 */
typedef struct _Ifx_P_OMSR8_Bits
{
    Ifx_UReg_32Bit reserved_0:8;      /**< \brief [7:0] \internal Reserved */
    Ifx_UReg_32Bit PS8:1;             /**< \brief [8:8] Set Bit 8 (w) */
    Ifx_UReg_32Bit PS9:1;             /**< \brief [9:9] Set Bit 9 (w) */
    Ifx_UReg_32Bit PS10:1;            /**< \brief [10:10] Set Bit 10 (w) */
    Ifx_UReg_32Bit PS11:1;            /**< \brief [11:11] Set Bit 11 (w) */
    Ifx_UReg_32Bit reserved_12:20;    /**< \brief [31:12] \internal Reserved */
} Ifx_P_OMSR8_Bits;

/** \brief Port n Output Register */
typedef struct _Ifx_P_OUT_Bits
{
    Ifx_UReg_32Bit P0:1;              /**< \brief [0:0] Output Bit 0 (rwh) */
    Ifx_UReg_32Bit P1:1;              /**< \brief [1:1] Output Bit 1 (rwh) */
    Ifx_UReg_32Bit P2:1;              /**< \brief [2:2] Output Bit 2 (rwh) */
    Ifx_UReg_32Bit P3:1;              /**< \brief [3:3] Output Bit 3 (rwh) */
    Ifx_UReg_32Bit P4:1;              /**< \brief [4:4] Output Bit 4 (rwh) */
    Ifx_UReg_32Bit P5:1;              /**< \brief [5:5] Output Bit 5 (rwh) */
    Ifx_UReg_32Bit P6:1;              /**< \brief [6:6] Output Bit 6 (rwh) */
    Ifx_UReg_32Bit P7:1;              /**< \brief [7:7] Output Bit 7 (rwh) */
    Ifx_UReg_32Bit P8:1;              /**< \brief [8:8] Output Bit 8 (rwh) */
    Ifx_UReg_32Bit P9:1;              /**< \brief [9:9] Output Bit 9 (rwh) */
    Ifx_UReg_32Bit P10:1;             /**< \brief [10:10] Output Bit 10 (rwh) */
    Ifx_UReg_32Bit P11:1;             /**< \brief [11:11] Output Bit 11 (rwh) */
    Ifx_UReg_32Bit P12:1;             /**< \brief [12:12] Output Bit 12 (rwh) */
    Ifx_UReg_32Bit P13:1;             /**< \brief [13:13] Output Bit 13 (rwh) */
    Ifx_UReg_32Bit P14:1;             /**< \brief [14:14] Output Bit 14 (rwh) */
    Ifx_UReg_32Bit P15:1;             /**< \brief [15:15] Output Bit 15 (rwh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_OUT_Bits;

/** \brief Port n Pin Controller Select Register */
typedef struct _Ifx_P_PCSR_Bits
{
    Ifx_UReg_32Bit SEL0:1;            /**< \brief [0:0] Output Select for Pin 0 (rw) */
    Ifx_UReg_32Bit SEL1:1;            /**< \brief [1:1] Output Select for Pin 1 (rw) */
    Ifx_UReg_32Bit SEL2:1;            /**< \brief [2:2] Output Select for Pin 2 (rw) */
    Ifx_UReg_32Bit SEL3:1;            /**< \brief [3:3] Output Select for Pin 3 (rw) */
    Ifx_UReg_32Bit SEL4:1;            /**< \brief [4:4] Output Select for Pin 4 (rw) */
    Ifx_UReg_32Bit SEL5:1;            /**< \brief [5:5] Output Select for Pin 5 (rw) */
    Ifx_UReg_32Bit SEL6:1;            /**< \brief [6:6] Output Select for Pin 6 (rw) */
    Ifx_UReg_32Bit SEL7:1;            /**< \brief [7:7] Output Select for Pin 7 (rw) */
    Ifx_UReg_32Bit SEL8:1;            /**< \brief [8:8] Output Select for Pin 8 (rw) */
    Ifx_UReg_32Bit SEL9:1;            /**< \brief [9:9] Output Select for Pin 9 (rw) */
    Ifx_UReg_32Bit SEL10:1;           /**< \brief [10:10] Output Select for Pin 10 (rw) */
    Ifx_UReg_32Bit SEL11:1;           /**< \brief [11:11] Output Select for Pin 11 (rw) */
    Ifx_UReg_32Bit SEL12:1;           /**< \brief [12:12] Output Select for Pin 12 (rw) */
    Ifx_UReg_32Bit SEL13:1;           /**< \brief [13:13] Output Select for Pin 13 (rw) */
    Ifx_UReg_32Bit SEL14:1;           /**< \brief [14:14] Output Select for Pin 14 (rw) */
    Ifx_UReg_32Bit SEL15:1;           /**< \brief [15:15] Output Select for Pin 15 (rw) */
    Ifx_UReg_32Bit reserved_16:15;    /**< \brief [30:16] \internal Reserved */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status (rh) */
} Ifx_P_PCSR_Bits;

/** \brief Port n Pin Function Decision Control Register */
typedef struct _Ifx_P_PDISC_Bits
{
    Ifx_UReg_32Bit PDIS0:1;           /**< \brief [0:0] Pin Function Decision Control for Pin 0 (rw) */
    Ifx_UReg_32Bit PDIS1:1;           /**< \brief [1:1] Pin Function Decision Control for Pin 1 (rw) */
    Ifx_UReg_32Bit PDIS2:1;           /**< \brief [2:2] Pin Function Decision Control for Pin 2 (rw) */
    Ifx_UReg_32Bit PDIS3:1;           /**< \brief [3:3] Pin Function Decision Control for Pin 3 (rw) */
    Ifx_UReg_32Bit PDIS4:1;           /**< \brief [4:4] Pin Function Decision Control for Pin 4 (rw) */
    Ifx_UReg_32Bit PDIS5:1;           /**< \brief [5:5] Pin Function Decision Control for Pin 5 (rw) */
    Ifx_UReg_32Bit PDIS6:1;           /**< \brief [6:6] Pin Function Decision Control for Pin 6 (rw) */
    Ifx_UReg_32Bit PDIS7:1;           /**< \brief [7:7] Pin Function Decision Control for Pin 7 (rw) */
    Ifx_UReg_32Bit PDIS8:1;           /**< \brief [8:8] Pin Function Decision Control for Pin 8 (rw) */
    Ifx_UReg_32Bit PDIS9:1;           /**< \brief [9:9] Pin Function Decision Control for Pin 9 (rw) */
    Ifx_UReg_32Bit PDIS10:1;          /**< \brief [10:10] Pin Function Decision Control for Pin 10 (rw) */
    Ifx_UReg_32Bit PDIS11:1;          /**< \brief [11:11] Pin Function Decision Control for Pin 11 (rw) */
    Ifx_UReg_32Bit PDIS12:1;          /**< \brief [12:12] Pin Function Decision Control for Pin 12 (rw) */
    Ifx_UReg_32Bit PDIS13:1;          /**< \brief [13:13] Pin Function Decision Control for Pin 13 (rw) */
    Ifx_UReg_32Bit PDIS14:1;          /**< \brief [14:14] Pin Function Decision Control for Pin 14 (rw) */
    Ifx_UReg_32Bit PDIS15:1;          /**< \brief [15:15] Pin Function Decision Control for Pin 15 (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_P_PDISC_Bits;

/** \brief Port n Pad Driver Mode Register 0 */
typedef struct _Ifx_P_PDR0_Bits
{
    Ifx_UReg_32Bit PD0:2;             /**< \brief [1:0] Pad Driver Mode for Pin 0 (rw) */
    Ifx_UReg_32Bit PL0:2;             /**< \brief [3:2] Pad Level Selection for Pin 0 (rw) */
    Ifx_UReg_32Bit PD1:2;             /**< \brief [5:4] Pad Driver Mode for Pin 1 (rw) */
    Ifx_UReg_32Bit PL1:2;             /**< \brief [7:6] Pad Level Selection for Pin 1 (rw) */
    Ifx_UReg_32Bit PD2:2;             /**< \brief [9:8] Pad Driver Mode for Pin 2 (rw) */
    Ifx_UReg_32Bit PL2:2;             /**< \brief [11:10] Pad Level Selection for Pin 2 (rw) */
    Ifx_UReg_32Bit PD3:2;             /**< \brief [13:12] Pad Driver Mode for Pin 3 (rw) */
    Ifx_UReg_32Bit PL3:2;             /**< \brief [15:14] Pad Level Selection for Pin 3 (rw) */
    Ifx_UReg_32Bit PD4:2;             /**< \brief [17:16] Pad Driver Mode for Pin 4 (rw) */
    Ifx_UReg_32Bit PL4:2;             /**< \brief [19:18] Pad Level Selection for Pin 4 (rw) */
    Ifx_UReg_32Bit PD5:2;             /**< \brief [21:20] Pad Driver Mode for Pin 5 (rw) */
    Ifx_UReg_32Bit PL5:2;             /**< \brief [23:22] Pad Level Selection for Pin 5 (rw) */
    Ifx_UReg_32Bit PD6:2;             /**< \brief [25:24] Pad Driver Mode for Pin 6 (rw) */
    Ifx_UReg_32Bit PL6:2;             /**< \brief [27:26] Pad Level Selection for Pin 6 (rw) */
    Ifx_UReg_32Bit PD7:2;             /**< \brief [29:28] Pad Driver Mode for Pin 7 (rw) */
    Ifx_UReg_32Bit PL7:2;             /**< \brief [31:30] Pad Level Selection for Pin 7 (rw) */
} Ifx_P_PDR0_Bits;

/** \brief Port n Pad Driver Mode Register 1 */
typedef struct _Ifx_P_PDR1_Bits
{
    Ifx_UReg_32Bit PD8:2;             /**< \brief [1:0] Pad Driver Mode for Pin 8 (rw) */
    Ifx_UReg_32Bit PL8:2;             /**< \brief [3:2] Pad Level Selection for Pin 8 (rw) */
    Ifx_UReg_32Bit PD9:2;             /**< \brief [5:4] Pad Driver Mode for Pin 9 (rw) */
    Ifx_UReg_32Bit PL9:2;             /**< \brief [7:6] Pad Level Selection for Pin 9 (rw) */
    Ifx_UReg_32Bit PD10:2;            /**< \brief [9:8] Pad Driver Mode for Pin 10 (rw) */
    Ifx_UReg_32Bit PL10:2;            /**< \brief [11:10] Pad Level Selection for Pin 10 (rw) */
    Ifx_UReg_32Bit PD11:2;            /**< \brief [13:12] Pad Driver Mode for Pin 11 (rw) */
    Ifx_UReg_32Bit PL11:2;            /**< \brief [15:14] Pad Level Selection for Pin 11 (rw) */
    Ifx_UReg_32Bit PD12:2;            /**< \brief [17:16] Pad Driver Mode for Pin 12 (rw) */
    Ifx_UReg_32Bit PL12:2;            /**< \brief [19:18] Pad Level Selection for Pin 12 (rw) */
    Ifx_UReg_32Bit PD13:2;            /**< \brief [21:20] Pad Driver Mode for Pin 13 (rw) */
    Ifx_UReg_32Bit PL13:2;            /**< \brief [23:22] Pad Level Selection for Pin 13 (rw) */
    Ifx_UReg_32Bit PD14:2;            /**< \brief [25:24] Pad Driver Mode for Pin 14 (rw) */
    Ifx_UReg_32Bit PL14:2;            /**< \brief [27:26] Pad Level Selection for Pin 14 (rw) */
    Ifx_UReg_32Bit PD15:2;            /**< \brief [29:28] Pad Driver Mode for Pin 15 (rw) */
    Ifx_UReg_32Bit PL15:2;            /**< \brief [31:30] Pad Level Selection for Pin 15 (rw) */
} Ifx_P_PDR1_Bits;

/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_p_Registers_union
 * \{   */
/** \brief Port n Access Enable Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_ACCEN0_Bits B;              /**< \brief Bitfield access */
} Ifx_P_ACCEN0;

/** \brief Port n Access Enable Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_ACCEN1_Bits B;              /**< \brief Bitfield access */
} Ifx_P_ACCEN1;

/** \brief Port n Emergency Stop Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_ESR_Bits B;                 /**< \brief Bitfield access */
} Ifx_P_ESR;

/** \brief Port n Identification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_ID_Bits B;                  /**< \brief Bitfield access */
} Ifx_P_ID;

/** \brief Port n Input Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_IN_Bits B;                  /**< \brief Bitfield access */
} Ifx_P_IN;

/** \brief Port n Input/Output Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_IOCR0_Bits B;               /**< \brief Bitfield access */
} Ifx_P_IOCR0;

/** \brief Port n Input/Output Control Register 12   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_IOCR12_Bits B;              /**< \brief Bitfield access */
} Ifx_P_IOCR12;

/** \brief Port n Input/Output Control Register 4   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_IOCR4_Bits B;               /**< \brief Bitfield access */
} Ifx_P_IOCR4;

/** \brief Port n Input/Output Control Register 8   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_IOCR8_Bits B;               /**< \brief Bitfield access */
} Ifx_P_IOCR8;

/** \brief Port n LVDS Pad Control Register ${x}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_LPCR_Bits B;                /**< \brief Bitfield access */
} Ifx_P_LPCR;

/** \brief Port n Output Modification Clear Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMCR_Bits B;                /**< \brief Bitfield access */
} Ifx_P_OMCR;

/** \brief Port n Output Modification Clear Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMCR0_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMCR0;

/** \brief Port n Output Modification Clear Register 12   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMCR12_Bits B;              /**< \brief Bitfield access */
} Ifx_P_OMCR12;

/** \brief Port n Output Modification Clear Register 4   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMCR4_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMCR4;

/** \brief Port n Output Modification Clear Register 8   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMCR8_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMCR8;

/** \brief Port n Output Modification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMR_Bits B;                 /**< \brief Bitfield access */
} Ifx_P_OMR;

/** \brief Port n Output Modification Set Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMSR_Bits B;                /**< \brief Bitfield access */
} Ifx_P_OMSR;

/** \brief Port n Output Modification Set Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMSR0_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMSR0;

/** \brief Port n Output Modification Set Register 12   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMSR12_Bits B;              /**< \brief Bitfield access */
} Ifx_P_OMSR12;

/** \brief Port n Output Modification Set Register 4   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMSR4_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMSR4;

/** \brief Port n Output Modification Set Register 8   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OMSR8_Bits B;               /**< \brief Bitfield access */
} Ifx_P_OMSR8;

/** \brief Port n Output Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_OUT_Bits B;                 /**< \brief Bitfield access */
} Ifx_P_OUT;

/** \brief Port n Pin Controller Select Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_PCSR_Bits B;                /**< \brief Bitfield access */
} Ifx_P_PCSR;

/** \brief Port n Pin Function Decision Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_PDISC_Bits B;               /**< \brief Bitfield access */
} Ifx_P_PDISC;

/** \brief Port n Pad Driver Mode Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_PDR0_Bits B;                /**< \brief Bitfield access */
} Ifx_P_PDR0;

/** \brief Port n Pad Driver Mode Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_P_PDR1_Bits B;                /**< \brief Bitfield access */
} Ifx_P_PDR1;

/** \}  */

/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_struct
 * \{  */
/******************************************************************************/
/** \name Object L0
 * \{  */

/** \brief P object */
typedef volatile struct _Ifx_P
{
       Ifx_P_OUT                           OUT;                    /**< \brief 0, Port n Output Register*/
       Ifx_P_OMR                           OMR;                    /**< \brief 4, Port n Output Modification Register*/
       Ifx_P_ID                            ID;                     /**< \brief 8, Port n Identification Register*/
       Ifx_UReg_8Bit                       reserved_C[4];          /**< \brief C, \internal Reserved */
       Ifx_P_IOCR0                         IOCR0;                  /**< \brief 10, Port n Input/Output Control Register 0*/
       Ifx_P_IOCR4                         IOCR4;                  /**< \brief 14, Port n Input/Output Control Register 4*/
       Ifx_P_IOCR8                         IOCR8;                  /**< \brief 18, Port n Input/Output Control Register 8*/
       Ifx_P_IOCR12                        IOCR12;                 /**< \brief 1C, Port n Input/Output Control Register 12*/
       Ifx_UReg_8Bit                       reserved_20[4];         /**< \brief 20, \internal Reserved */
       Ifx_P_IN                            IN;                     /**< \brief 24, Port n Input Register*/
       Ifx_UReg_8Bit                       reserved_28[24];        /**< \brief 28, \internal Reserved */
       Ifx_P_PDR0                          PDR0;                   /**< \brief 40, Port n Pad Driver Mode Register 0*/
       Ifx_P_PDR1                          PDR1;                   /**< \brief 44, Port n Pad Driver Mode Register 1*/
       Ifx_UReg_8Bit                       reserved_48[8];         /**< \brief 48, \internal Reserved */
       Ifx_P_ESR                           ESR;                    /**< \brief 50, Port n Emergency Stop Register*/
       Ifx_UReg_8Bit                       reserved_54[12];        /**< \brief 54, \internal Reserved */
       Ifx_P_PDISC                         PDISC;                  /**< \brief 60, Port n Pin Function Decision Control Register*/
       Ifx_P_PCSR                          PCSR;                   /**< \brief 64, Port n Pin Controller Select Register*/
       Ifx_UReg_8Bit                       reserved_68[8];         /**< \brief 68, \internal Reserved */
       Ifx_P_OMSR0                         OMSR0;                  /**< \brief 70, Port n Output Modification Set Register 0*/
       Ifx_P_OMSR4                         OMSR4;                  /**< \brief 74, Port n Output Modification Set Register 4*/
       Ifx_P_OMSR8                         OMSR8;                  /**< \brief 78, Port n Output Modification Set Register 8*/
       Ifx_P_OMSR12                        OMSR12;                 /**< \brief 7C, Port n Output Modification Set Register 12*/
       Ifx_P_OMCR0                         OMCR0;                  /**< \brief 80, Port n Output Modification Clear Register 0*/
       Ifx_P_OMCR4                         OMCR4;                  /**< \brief 84, Port n Output Modification Clear Register 4*/
       Ifx_P_OMCR8                         OMCR8;                  /**< \brief 88, Port n Output Modification Clear Register 8*/
       Ifx_P_OMCR12                        OMCR12;                 /**< \brief 8C, Port n Output Modification Clear Register 12*/
       Ifx_P_OMSR                          OMSR;                   /**< \brief 90, Port n Output Modification Set Register*/
       Ifx_P_OMCR                          OMCR;                   /**< \brief 94, Port n Output Modification Clear Register*/
       Ifx_UReg_8Bit                       reserved_98[8];         /**< \brief 98, \internal Reserved */
       Ifx_P_LPCR                          LPCR[8];                /**< \brief A0, Port n LVDS Pad Control Register ${x}*/
       Ifx_UReg_8Bit                       reserved_C0[56];        /**< \brief C0, \internal Reserved */
       Ifx_P_ACCEN1                        ACCEN1;                 /**< \brief F8, Port n Access Enable Register 1*/
       Ifx_P_ACCEN0                        ACCEN0;                 /**< \brief FC, Port n Access Enable Register 0*/
} Ifx_P;

/** \}  */
/******************************************************************************/
/** \}  */


/******************************************************************************/

/******************************************************************************/


#line 123 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxPort_reg.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_P_Registers_Cfg_BaseAddress
 * \{  */

/** \brief P object */























/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P00
 * \{  */
/** \brief 0, Port 00 Output Register */


/** \brief 4, Port 00 Output Modification Register */


/** \brief 8, Port 00 Identification Register */


/** \brief 10, Port 00 Input/Output Control Register 0 */


/** \brief 14, Port 00 Input/Output Control Register 4 */


/** \brief 18, Port 00 Input/Output Control Register 8 */


/** \brief 1C, Port 00 Input/Output Control Register 12 */


/** \brief 24, Port 00 Input Register */


/** \brief 40, Port 00 Pad Driver Mode Register 0 */


/** \brief 44, Port 00 Pad Driver Mode Register 1 */


/** \brief 50, Port 00 Emergency Stop Register */


/** \brief 60, Port 00 Pin Function Decision Control Register */


/** \brief 64, Port 00 Pin Controller Select Register */


/** \brief 70, Port 00 Output Modification Set Register 0 */


/** \brief 74, Port 00 Output Modification Set Register 4 */


/** \brief 78, Port 00 Output Modification Set Register 8 */


/** \brief 7C, Port 00 Output Modification Set Register 12 */


/** \brief 80, Port 00 Output Modification Clear Register 0 */


/** \brief 84, Port 00 Output Modification Clear Register 4 */


/** \brief 88, Port 00 Output Modification Clear Register 8 */


/** \brief 8C, Port 00 Output Modification Clear Register 12 */


/** \brief 90, Port 00 Output Modification Set Register */


/** \brief 94, Port 00 Output Modification Clear Register */


/** \brief F8, Port 00 Access Enable Register 1 */


/** \brief FC, Port 00 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P01
 * \{  */
/** \brief 0, Port 01 Output Register */


/** \brief 4, Port 01 Output Modification Register */


/** \brief 8, Port 01 Identification Register */


/** \brief 10, Port 01 Input/Output Control Register 0 */


/** \brief 14, Port 01 Input/Output Control Register 4 */


/** \brief 18, Port 01 Input/Output Control Register 8 */


/** \brief 1C, Port 01 Input/Output Control Register 12 */


/** \brief 24, Port 01 Input Register */


/** \brief 40, Port 01 Pad Driver Mode Register 0 */


/** \brief 44, Port 01 Pad Driver Mode Register 1 */


/** \brief 50, Port 01 Emergency Stop Register */


/** \brief 60, Port 01 Pin Function Decision Control Register */


/** \brief 64, Port 01 Pin Controller Select Register */


/** \brief 70, Port 01 Output Modification Set Register 0 */


/** \brief 74, Port 01 Output Modification Set Register 4 */


/** \brief 78, Port 01 Output Modification Set Register 8 */


/** \brief 7C, Port 01 Output Modification Set Register 12 */


/** \brief 80, Port 01 Output Modification Clear Register 0 */


/** \brief 84, Port 01 Output Modification Clear Register 4 */


/** \brief 88, Port 01 Output Modification Clear Register 8 */


/** \brief 8C, Port 01 Output Modification Clear Register 12 */


/** \brief 90, Port 01 Output Modification Set Register */


/** \brief 94, Port 01 Output Modification Clear Register */


/** \brief F8, Port 01 Access Enable Register 1 */


/** \brief FC, Port 01 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P02
 * \{  */
/** \brief 0, Port 02 Output Register */


/** \brief 4, Port 02 Output Modification Register */


/** \brief 8, Port 02 Identification Register */


/** \brief 10, Port 02 Input/Output Control Register 0 */


/** \brief 14, Port 02 Input/Output Control Register 4 */


/** \brief 18, Port 02 Input/Output Control Register 8 */


/** \brief 1C, Port 02 Input/Output Control Register 12 */


/** \brief 24, Port 02 Input Register */


/** \brief 40, Port 02 Pad Driver Mode Register 0 */


/** \brief 44, Port 02 Pad Driver Mode Register 1 */


/** \brief 50, Port 02 Emergency Stop Register */


/** \brief 60, Port 02 Pin Function Decision Control Register */


/** \brief 64, Port 02 Pin Controller Select Register */


/** \brief 70, Port 02 Output Modification Set Register 0 */


/** \brief 74, Port 02 Output Modification Set Register 4 */


/** \brief 78, Port 02 Output Modification Set Register 8 */


/** \brief 7C, Port 02 Output Modification Set Register 12 */


/** \brief 80, Port 02 Output Modification Clear Register 0 */


/** \brief 84, Port 02 Output Modification Clear Register 4 */


/** \brief 88, Port 02 Output Modification Clear Register 8 */


/** \brief 8C, Port 02 Output Modification Clear Register 12 */


/** \brief 90, Port 02 Output Modification Set Register */


/** \brief 94, Port 02 Output Modification Clear Register */


/** \brief F8, Port 02 Access Enable Register 1 */


/** \brief FC, Port 02 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P10
 * \{  */
/** \brief 0, Port 10 Output Register */


/** \brief 4, Port 10 Output Modification Register */


/** \brief 8, Port 10 Identification Register */


/** \brief 10, Port 10 Input/Output Control Register 0 */


/** \brief 14, Port 10 Input/Output Control Register 4 */


/** \brief 18, Port 10 Input/Output Control Register 8 */


/** \brief 1C, Port 10 Input/Output Control Register 12 */


/** \brief 24, Port 10 Input Register */


/** \brief 40, Port 10 Pad Driver Mode Register 0 */


/** \brief 44, Port 10 Pad Driver Mode Register 1 */


/** \brief 50, Port 10 Emergency Stop Register */


/** \brief 60, Port 10 Pin Function Decision Control Register */


/** \brief 64, Port 10 Pin Controller Select Register */


/** \brief 70, Port 10 Output Modification Set Register 0 */


/** \brief 74, Port 10 Output Modification Set Register 4 */


/** \brief 78, Port 10 Output Modification Set Register 8 */


/** \brief 7C, Port 10 Output Modification Set Register 12 */


/** \brief 80, Port 10 Output Modification Clear Register 0 */


/** \brief 84, Port 10 Output Modification Clear Register 4 */


/** \brief 88, Port 10 Output Modification Clear Register 8 */


/** \brief 8C, Port 10 Output Modification Clear Register 12 */


/** \brief 90, Port 10 Output Modification Set Register */


/** \brief 94, Port 10 Output Modification Clear Register */


/** \brief F8, Port 10 Access Enable Register 1 */


/** \brief FC, Port 10 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P11
 * \{  */
/** \brief 0, Port 11 Output Register */


/** \brief 4, Port 11 Output Modification Register */


/** \brief 8, Port 11 Identification Register */


/** \brief 10, Port 11 Input/Output Control Register 0 */


/** \brief 14, Port 11 Input/Output Control Register 4 */


/** \brief 18, Port 11 Input/Output Control Register 8 */


/** \brief 1C, Port 11 Input/Output Control Register 12 */


/** \brief 24, Port 11 Input Register */


/** \brief 40, Port 11 Pad Driver Mode Register 0 */


/** \brief 44, Port 11 Pad Driver Mode Register 1 */


/** \brief 50, Port 11 Emergency Stop Register */


/** \brief 60, Port 11 Pin Function Decision Control Register */


/** \brief 64, Port 11 Pin Controller Select Register */


/** \brief 70, Port 11 Output Modification Set Register 0 */


/** \brief 74, Port 11 Output Modification Set Register 4 */


/** \brief 78, Port 11 Output Modification Set Register 8 */


/** \brief 7C, Port 11 Output Modification Set Register 12 */


/** \brief 80, Port 11 Output Modification Clear Register 0 */


/** \brief 84, Port 11 Output Modification Clear Register 4 */


/** \brief 88, Port 11 Output Modification Clear Register 8 */


/** \brief 8C, Port 11 Output Modification Clear Register 12 */


/** \brief 90, Port 11 Output Modification Set Register */


/** \brief 94, Port 11 Output Modification Clear Register */


/** \brief F8, Port 11 Access Enable Register 1 */


/** \brief FC, Port 11 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P12
 * \{  */
/** \brief 0, Port 12 Output Register */


/** \brief 4, Port 12 Output Modification Register */


/** \brief 8, Port 12 Identification Register */


/** \brief 10, Port 12 Input/Output Control Register 0 */


/** \brief 24, Port 12 Input Register */


/** \brief 40, Port 12 Pad Driver Mode Register 0 */


/** \brief 50, Port 12 Emergency Stop Register */


/** \brief 60, Port 12 Pin Function Decision Control Register */


/** \brief 64, Port 12 Pin Controller Select Register */


/** \brief 70, Port 12 Output Modification Set Register 0 */


/** \brief 80, Port 12 Output Modification Clear Register 0 */


/** \brief 90, Port 12 Output Modification Set Register */


/** \brief 94, Port 12 Output Modification Clear Register */


/** \brief F8, Port 12 Access Enable Register 1 */


/** \brief FC, Port 12 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P13
 * \{  */
/** \brief 0, Port 13 Output Register */


/** \brief 4, Port 13 Output Modification Register */


/** \brief 8, Port 13 Identification Register */


/** \brief 10, Port 13 Input/Output Control Register 0 */


/** \brief 14, Port 13 Input/Output Control Register 4 */


/** \brief 18, Port 13 Input/Output Control Register 8 */


/** \brief 1C, Port 13 Input/Output Control Register 12 */


/** \brief 24, Port 13 Input Register */


/** \brief 40, Port 13 Pad Driver Mode Register 0 */


/** \brief 44, Port 13 Pad Driver Mode Register 1 */


/** \brief 50, Port 13 Emergency Stop Register */


/** \brief 60, Port 13 Pin Function Decision Control Register */


/** \brief 64, Port 13 Pin Controller Select Register */


/** \brief 70, Port 13 Output Modification Set Register 0 */


/** \brief 74, Port 13 Output Modification Set Register 4 */


/** \brief 78, Port 13 Output Modification Set Register 8 */


/** \brief 7C, Port 13 Output Modification Set Register 12 */


/** \brief 80, Port 13 Output Modification Clear Register 0 */


/** \brief 84, Port 13 Output Modification Clear Register 4 */


/** \brief 88, Port 13 Output Modification Clear Register 8 */


/** \brief 8C, Port 13 Output Modification Clear Register 12 */


/** \brief 90, Port 13 Output Modification Set Register */


/** \brief 94, Port 13 Output Modification Clear Register */


/** \brief A0, Port 13 LVDS Pad Control Register 0 */


/** \brief A4, Port 13 LVDS Pad Control Register 1 */


/** \brief A8, Port 13 LVDS Pad Control Register 2 */


/** \brief AC, Port 13 LVDS Pad Control Register 3 */


/** \brief F8, Port 13 Access Enable Register 1 */


/** \brief FC, Port 13 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P14
 * \{  */
/** \brief 0, Port 14 Output Register */


/** \brief 4, Port 14 Output Modification Register */


/** \brief 8, Port 14 Identification Register */


/** \brief 10, Port 14 Input/Output Control Register 0 */


/** \brief 14, Port 14 Input/Output Control Register 4 */


/** \brief 18, Port 14 Input/Output Control Register 8 */


/** \brief 1C, Port 14 Input/Output Control Register 12 */


/** \brief 24, Port 14 Input Register */


/** \brief 40, Port 14 Pad Driver Mode Register 0 */


/** \brief 44, Port 14 Pad Driver Mode Register 1 */


/** \brief 50, Port 14 Emergency Stop Register */


/** \brief 60, Port 14 Pin Function Decision Control Register */


/** \brief 64, Port 14 Pin Controller Select Register */


/** \brief 70, Port 14 Output Modification Set Register 0 */


/** \brief 74, Port 14 Output Modification Set Register 4 */


/** \brief 78, Port 14 Output Modification Set Register 8 */


/** \brief 7C, Port 14 Output Modification Set Register 12 */


/** \brief 80, Port 14 Output Modification Clear Register 0 */


/** \brief 84, Port 14 Output Modification Clear Register 4 */


/** \brief 88, Port 14 Output Modification Clear Register 8 */


/** \brief 8C, Port 14 Output Modification Clear Register 12 */


/** \brief 90, Port 14 Output Modification Set Register */


/** \brief 94, Port 14 Output Modification Clear Register */


/** \brief B4, Port 14 LVDS Pad Control Register 5 */


/** \brief F8, Port 14 Access Enable Register 1 */


/** \brief FC, Port 14 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P15
 * \{  */
/** \brief 0, Port 15 Output Register */


/** \brief 4, Port 15 Output Modification Register */


/** \brief 8, Port 15 Identification Register */


/** \brief 10, Port 15 Input/Output Control Register 0 */


/** \brief 14, Port 15 Input/Output Control Register 4 */


/** \brief 18, Port 15 Input/Output Control Register 8 */


/** \brief 1C, Port 15 Input/Output Control Register 12 */


/** \brief 24, Port 15 Input Register */


/** \brief 40, Port 15 Pad Driver Mode Register 0 */


/** \brief 44, Port 15 Pad Driver Mode Register 1 */


/** \brief 50, Port 15 Emergency Stop Register */


/** \brief 60, Port 15 Pin Function Decision Control Register */


/** \brief 64, Port 15 Pin Controller Select Register */


/** \brief 70, Port 15 Output Modification Set Register 0 */


/** \brief 74, Port 15 Output Modification Set Register 4 */


/** \brief 78, Port 15 Output Modification Set Register 8 */


/** \brief 7C, Port 15 Output Modification Set Register 12 */


/** \brief 80, Port 15 Output Modification Clear Register 0 */


/** \brief 84, Port 15 Output Modification Clear Register 4 */


/** \brief 88, Port 15 Output Modification Clear Register 8 */


/** \brief 8C, Port 15 Output Modification Clear Register 12 */


/** \brief 90, Port 15 Output Modification Set Register */


/** \brief 94, Port 15 Output Modification Clear Register */


/** \brief F8, Port 15 Access Enable Register 1 */


/** \brief FC, Port 15 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P20
 * \{  */
/** \brief 0, Port 20 Output Register */


/** \brief 4, Port 20 Output Modification Register */


/** \brief 8, Port 20 Identification Register */


/** \brief 10, Port 20 Input/Output Control Register 0 */


/** \brief 14, Port 20 Input/Output Control Register 4 */


/** \brief 18, Port 20 Input/Output Control Register 8 */


/** \brief 1C, Port 20 Input/Output Control Register 12 */


/** \brief 24, Port 20 Input Register */


/** \brief 40, Port 20 Pad Driver Mode Register 0 */


/** \brief 44, Port 20 Pad Driver Mode Register 1 */


/** \brief 50, Port 20 Emergency Stop Register */


/** \brief 60, Port 20 Pin Function Decision Control Register */


/** \brief 64, Port 20 Pin Controller Select Register */


/** \brief 70, Port 20 Output Modification Set Register 0 */


/** \brief 74, Port 20 Output Modification Set Register 4 */


/** \brief 78, Port 20 Output Modification Set Register 8 */


/** \brief 7C, Port 20 Output Modification Set Register 12 */


/** \brief 80, Port 20 Output Modification Clear Register 0 */


/** \brief 84, Port 20 Output Modification Clear Register 4 */


/** \brief 88, Port 20 Output Modification Clear Register 8 */


/** \brief 8C, Port 20 Output Modification Clear Register 12 */


/** \brief 90, Port 20 Output Modification Set Register */


/** \brief 94, Port 20 Output Modification Clear Register */


/** \brief F8, Port 20 Access Enable Register 1 */


/** \brief FC, Port 20 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P21
 * \{  */
/** \brief 0, Port 21 Output Register */


/** \brief 4, Port 21 Output Modification Register */


/** \brief 8, Port 21 Identification Register */


/** \brief 10, Port 21 Input/Output Control Register 0 */


/** \brief 14, Port 21 Input/Output Control Register 4 */


/** \brief 24, Port 21 Input Register */


/** \brief 40, Port 21 Pad Driver Mode Register 0 */


/** \brief 50, Port 21 Emergency Stop Register */


/** \brief 60, Port 21 Pin Function Decision Control Register */


/** \brief 64, Port 21 Pin Controller Select Register */


/** \brief 70, Port 21 Output Modification Set Register 0 */


/** \brief 74, Port 21 Output Modification Set Register 4 */


/** \brief 80, Port 21 Output Modification Clear Register 0 */


/** \brief 84, Port 21 Output Modification Clear Register 4 */


/** \brief 90, Port 21 Output Modification Set Register */


/** \brief 94, Port 21 Output Modification Clear Register */


/** \brief A0, Port 21 LVDS Pad Control Register 0 */


/** \brief A4, Port 21 LVDS Pad Control Register 1 */


/** \brief A8, Port 21 LVDS Pad Control Register 2 */


/** \brief F8, Port 21 Access Enable Register 1 */


/** \brief FC, Port 21 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P22
 * \{  */
/** \brief 0, Port 22 Output Register */


/** \brief 4, Port 22 Output Modification Register */


/** \brief 8, Port 22 Identification Register */


/** \brief 10, Port 22 Input/Output Control Register 0 */


/** \brief 14, Port 22 Input/Output Control Register 4 */


/** \brief 18, Port 22 Input/Output Control Register 8 */


/** \brief 24, Port 22 Input Register */


/** \brief 40, Port 22 Pad Driver Mode Register 0 */


/** \brief 44, Port 22 Pad Driver Mode Register 1 */


/** \brief 50, Port 22 Emergency Stop Register */


/** \brief 60, Port 22 Pin Function Decision Control Register */


/** \brief 64, Port 22 Pin Controller Select Register */


/** \brief 70, Port 22 Output Modification Set Register 0 */


/** \brief 74, Port 22 Output Modification Set Register 4 */


/** \brief 78, Port 22 Output Modification Set Register 8 */


/** \brief 80, Port 22 Output Modification Clear Register 0 */


/** \brief 84, Port 22 Output Modification Clear Register 4 */


/** \brief 88, Port 22 Output Modification Clear Register 8 */


/** \brief 90, Port 22 Output Modification Set Register */


/** \brief 94, Port 22 Output Modification Clear Register */


/** \brief A0, Port 22 LVDS Pad Control Register 0 */


/** \brief A4, Port 22 LVDS Pad Control Register 1 */


/** \brief F8, Port 22 Access Enable Register 1 */


/** \brief FC, Port 22 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P23
 * \{  */
/** \brief 0, Port 23 Output Register */


/** \brief 4, Port 23 Output Modification Register */


/** \brief 8, Port 23 Identification Register */


/** \brief 10, Port 23 Input/Output Control Register 0 */


/** \brief 14, Port 23 Input/Output Control Register 4 */


/** \brief 24, Port 23 Input Register */


/** \brief 40, Port 23 Pad Driver Mode Register 0 */


/** \brief 50, Port 23 Emergency Stop Register */


/** \brief 60, Port 23 Pin Function Decision Control Register */


/** \brief 64, Port 23 Pin Controller Select Register */


/** \brief 70, Port 23 Output Modification Set Register 0 */


/** \brief 74, Port 23 Output Modification Set Register 4 */


/** \brief 80, Port 23 Output Modification Clear Register 0 */


/** \brief 84, Port 23 Output Modification Clear Register 4 */


/** \brief 90, Port 23 Output Modification Set Register */


/** \brief 94, Port 23 Output Modification Clear Register */


/** \brief F8, Port 23 Access Enable Register 1 */


/** \brief FC, Port 23 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P24
 * \{  */
/** \brief 0, Port 24 Output Register */


/** \brief 4, Port 24 Output Modification Register */


/** \brief 8, Port 24 Identification Register */


/** \brief 10, Port 24 Input/Output Control Register 0 */


/** \brief 14, Port 24 Input/Output Control Register 4 */


/** \brief 18, Port 24 Input/Output Control Register 8 */


/** \brief 1C, Port 24 Input/Output Control Register 12 */


/** \brief 24, Port 24 Input Register */


/** \brief 40, Port 24 Pad Driver Mode Register 0 */


/** \brief 44, Port 24 Pad Driver Mode Register 1 */


/** \brief 50, Port 24 Emergency Stop Register */


/** \brief 60, Port 24 Pin Function Decision Control Register */


/** \brief 64, Port 24 Pin Controller Select Register */


/** \brief 70, Port 24 Output Modification Set Register 0 */


/** \brief 74, Port 24 Output Modification Set Register 4 */


/** \brief 78, Port 24 Output Modification Set Register 8 */


/** \brief 7C, Port 24 Output Modification Set Register 12 */


/** \brief 80, Port 24 Output Modification Clear Register 0 */


/** \brief 84, Port 24 Output Modification Clear Register 4 */


/** \brief 88, Port 24 Output Modification Clear Register 8 */


/** \brief 8C, Port 24 Output Modification Clear Register 12 */


/** \brief 90, Port 24 Output Modification Set Register */


/** \brief 94, Port 24 Output Modification Clear Register */


/** \brief F8, Port 24 Access Enable Register 1 */


/** \brief FC, Port 24 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P25
 * \{  */
/** \brief 0, Port 25 Output Register */


/** \brief 4, Port 25 Output Modification Register */


/** \brief 8, Port 25 Identification Register */


/** \brief 10, Port 25 Input/Output Control Register 0 */


/** \brief 14, Port 25 Input/Output Control Register 4 */


/** \brief 18, Port 25 Input/Output Control Register 8 */


/** \brief 1C, Port 25 Input/Output Control Register 12 */


/** \brief 24, Port 25 Input Register */


/** \brief 40, Port 25 Pad Driver Mode Register 0 */


/** \brief 44, Port 25 Pad Driver Mode Register 1 */


/** \brief 50, Port 25 Emergency Stop Register */


/** \brief 60, Port 25 Pin Function Decision Control Register */


/** \brief 64, Port 25 Pin Controller Select Register */


/** \brief 70, Port 25 Output Modification Set Register 0 */


/** \brief 74, Port 25 Output Modification Set Register 4 */


/** \brief 78, Port 25 Output Modification Set Register 8 */


/** \brief 7C, Port 25 Output Modification Set Register 12 */


/** \brief 80, Port 25 Output Modification Clear Register 0 */


/** \brief 84, Port 25 Output Modification Clear Register 4 */


/** \brief 88, Port 25 Output Modification Clear Register 8 */


/** \brief 8C, Port 25 Output Modification Clear Register 12 */


/** \brief 90, Port 25 Output Modification Set Register */


/** \brief 94, Port 25 Output Modification Clear Register */


/** \brief F8, Port 25 Access Enable Register 1 */


/** \brief FC, Port 25 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P26
 * \{  */
/** \brief 0, Port 26 Output Register */


/** \brief 4, Port 26 Output Modification Register */


/** \brief 8, Port 26 Identification Register */


/** \brief 10, Port 26 Input/Output Control Register 0 */


/** \brief 24, Port 26 Input Register */


/** \brief 40, Port 26 Pad Driver Mode Register 0 */


/** \brief 50, Port 26 Emergency Stop Register */


/** \brief 60, Port 26 Pin Function Decision Control Register */


/** \brief 64, Port 26 Pin Controller Select Register */


/** \brief 70, Port 26 Output Modification Set Register 0 */


/** \brief 80, Port 26 Output Modification Clear Register 0 */


/** \brief 90, Port 26 Output Modification Set Register */


/** \brief 94, Port 26 Output Modification Clear Register */


/** \brief F8, Port 26 Access Enable Register 1 */


/** \brief FC, Port 26 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P30
 * \{  */
/** \brief 0, Port 30 Output Register */


/** \brief 4, Port 30 Output Modification Register */


/** \brief 8, Port 30 Identification Register */


/** \brief 10, Port 30 Input/Output Control Register 0 */


/** \brief 14, Port 30 Input/Output Control Register 4 */


/** \brief 18, Port 30 Input/Output Control Register 8 */


/** \brief 1C, Port 30 Input/Output Control Register 12 */


/** \brief 24, Port 30 Input Register */


/** \brief 40, Port 30 Pad Driver Mode Register 0 */


/** \brief 44, Port 30 Pad Driver Mode Register 1 */


/** \brief 50, Port 30 Emergency Stop Register */


/** \brief 60, Port 30 Pin Function Decision Control Register */


/** \brief 64, Port 30 Pin Controller Select Register */


/** \brief 70, Port 30 Output Modification Set Register 0 */


/** \brief 74, Port 30 Output Modification Set Register 4 */


/** \brief 78, Port 30 Output Modification Set Register 8 */


/** \brief 7C, Port 30 Output Modification Set Register 12 */


/** \brief 80, Port 30 Output Modification Clear Register 0 */


/** \brief 84, Port 30 Output Modification Clear Register 4 */


/** \brief 88, Port 30 Output Modification Clear Register 8 */


/** \brief 8C, Port 30 Output Modification Clear Register 12 */


/** \brief 90, Port 30 Output Modification Set Register */


/** \brief 94, Port 30 Output Modification Clear Register */


/** \brief F8, Port 30 Access Enable Register 1 */


/** \brief FC, Port 30 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P31
 * \{  */
/** \brief 0, Port 31 Output Register */


/** \brief 4, Port 31 Output Modification Register */


/** \brief 8, Port 31 Identification Register */


/** \brief 10, Port 31 Input/Output Control Register 0 */


/** \brief 14, Port 31 Input/Output Control Register 4 */


/** \brief 18, Port 31 Input/Output Control Register 8 */


/** \brief 1C, Port 31 Input/Output Control Register 12 */


/** \brief 24, Port 31 Input Register */


/** \brief 40, Port 31 Pad Driver Mode Register 0 */


/** \brief 44, Port 31 Pad Driver Mode Register 1 */


/** \brief 50, Port 31 Emergency Stop Register */


/** \brief 60, Port 31 Pin Function Decision Control Register */


/** \brief 64, Port 31 Pin Controller Select Register */


/** \brief 70, Port 31 Output Modification Set Register 0 */


/** \brief 74, Port 31 Output Modification Set Register 4 */


/** \brief 78, Port 31 Output Modification Set Register 8 */


/** \brief 7C, Port 31 Output Modification Set Register 12 */


/** \brief 80, Port 31 Output Modification Clear Register 0 */


/** \brief 84, Port 31 Output Modification Clear Register 4 */


/** \brief 88, Port 31 Output Modification Clear Register 8 */


/** \brief 8C, Port 31 Output Modification Clear Register 12 */


/** \brief 90, Port 31 Output Modification Set Register */


/** \brief 94, Port 31 Output Modification Clear Register */


/** \brief F8, Port 31 Access Enable Register 1 */


/** \brief FC, Port 31 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P32
 * \{  */
/** \brief 0, Port 32 Output Register */


/** \brief 4, Port 32 Output Modification Register */


/** \brief 8, Port 32 Identification Register */


/** \brief 10, Port 32 Input/Output Control Register 0 */


/** \brief 14, Port 32 Input/Output Control Register 4 */


/** \brief 24, Port 32 Input Register */


/** \brief 40, Port 32 Pad Driver Mode Register 0 */


/** \brief 50, Port 32 Emergency Stop Register */


/** \brief 60, Port 32 Pin Function Decision Control Register */


/** \brief 64, Port 32 Pin Controller Select Register */


/** \brief 70, Port 32 Output Modification Set Register 0 */


/** \brief 74, Port 32 Output Modification Set Register 4 */


/** \brief 80, Port 32 Output Modification Clear Register 0 */


/** \brief 84, Port 32 Output Modification Clear Register 4 */


/** \brief 90, Port 32 Output Modification Set Register */


/** \brief 94, Port 32 Output Modification Clear Register */


/** \brief F8, Port 32 Access Enable Register 1 */


/** \brief FC, Port 32 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P33
 * \{  */
/** \brief 0, Port 33 Output Register */


/** \brief 4, Port 33 Output Modification Register */


/** \brief 8, Port 33 Identification Register */


/** \brief 10, Port 33 Input/Output Control Register 0 */


/** \brief 14, Port 33 Input/Output Control Register 4 */


/** \brief 18, Port 33 Input/Output Control Register 8 */


/** \brief 1C, Port 33 Input/Output Control Register 12 */


/** \brief 24, Port 33 Input Register */


/** \brief 40, Port 33 Pad Driver Mode Register 0 */


/** \brief 44, Port 33 Pad Driver Mode Register 1 */


/** \brief 50, Port 33 Emergency Stop Register */


/** \brief 60, Port 33 Pin Function Decision Control Register */


/** \brief 64, Port 33 Pin Controller Select Register */


/** \brief 70, Port 33 Output Modification Set Register 0 */


/** \brief 74, Port 33 Output Modification Set Register 4 */


/** \brief 78, Port 33 Output Modification Set Register 8 */


/** \brief 7C, Port 33 Output Modification Set Register 12 */


/** \brief 80, Port 33 Output Modification Clear Register 0 */


/** \brief 84, Port 33 Output Modification Clear Register 4 */


/** \brief 88, Port 33 Output Modification Clear Register 8 */


/** \brief 8C, Port 33 Output Modification Clear Register 12 */


/** \brief 90, Port 33 Output Modification Set Register */


/** \brief 94, Port 33 Output Modification Clear Register */


/** \brief F8, Port 33 Access Enable Register 1 */


/** \brief FC, Port 33 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P34
 * \{  */
/** \brief 0, Port 34 Output Register */


/** \brief 4, Port 34 Output Modification Register */


/** \brief 8, Port 34 Identification Register */


/** \brief 10, Port 34 Input/Output Control Register 0 */


/** \brief 14, Port 34 Input/Output Control Register 4 */


/** \brief 24, Port 34 Input Register */


/** \brief 40, Port 34 Pad Driver Mode Register 0 */


/** \brief 50, Port 34 Emergency Stop Register */


/** \brief 60, Port 34 Pin Function Decision Control Register */


/** \brief 64, Port 34 Pin Controller Select Register */


/** \brief 70, Port 34 Output Modification Set Register 0 */


/** \brief 74, Port 34 Output Modification Set Register 4 */


/** \brief 80, Port 34 Output Modification Clear Register 0 */


/** \brief 84, Port 34 Output Modification Clear Register 4 */


/** \brief 90, Port 34 Output Modification Set Register */


/** \brief 94, Port 34 Output Modification Clear Register */


/** \brief F8, Port 34 Access Enable Register 1 */


/** \brief FC, Port 34 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P40
 * \{  */
/** \brief 0, Port 40 Output Register */


/** \brief 4, Port 40 Output Modification Register */


/** \brief 8, Port 40 Identification Register */


/** \brief 10, Port 40 Input/Output Control Register 0 */


/** \brief 14, Port 40 Input/Output Control Register 4 */


/** \brief 18, Port 40 Input/Output Control Register 8 */


/** \brief 1C, Port 40 Input/Output Control Register 12 */


/** \brief 24, Port 40 Input Register */


/** \brief 40, Port 40 Pad Driver Mode Register 0 */


/** \brief 44, Port 40 Pad Driver Mode Register 1 */


/** \brief 50, Port 40 Emergency Stop Register */


/** \brief 60, Port 40 Pin Function Decision Control Register */


/** \brief 64, Port 40 Pin Controller Select Register */


/** \brief 70, Port 40 Output Modification Set Register 0 */


/** \brief 74, Port 40 Output Modification Set Register 4 */


/** \brief 78, Port 40 Output Modification Set Register 8 */


/** \brief 7C, Port 40 Output Modification Set Register 12 */


/** \brief 80, Port 40 Output Modification Clear Register 0 */


/** \brief 84, Port 40 Output Modification Clear Register 4 */


/** \brief 88, Port 40 Output Modification Clear Register 8 */


/** \brief 8C, Port 40 Output Modification Clear Register 12 */


/** \brief 90, Port 40 Output Modification Set Register */


/** \brief 94, Port 40 Output Modification Clear Register */


/** \brief F8, Port 40 Access Enable Register 1 */


/** \brief FC, Port 40 Access Enable Register 0 */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P41
 * \{  */
/** \brief 0, Port 41 Output Register */


/** \brief 4, Port 41 Output Modification Register */


/** \brief 8, Port 41 Identification Register */


/** \brief 10, Port 41 Input/Output Control Register 0 */


/** \brief 14, Port 41 Input/Output Control Register 4 */


/** \brief 18, Port 41 Input/Output Control Register 8 */


/** \brief 24, Port 41 Input Register */


/** \brief 40, Port 41 Pad Driver Mode Register 0 */


/** \brief 44, Port 41 Pad Driver Mode Register 1 */


/** \brief 50, Port 41 Emergency Stop Register */


/** \brief 60, Port 41 Pin Function Decision Control Register */


/** \brief 64, Port 41 Pin Controller Select Register */


/** \brief 70, Port 41 Output Modification Set Register 0 */


/** \brief 74, Port 41 Output Modification Set Register 4 */


/** \brief 78, Port 41 Output Modification Set Register 8 */


/** \brief 80, Port 41 Output Modification Clear Register 0 */


/** \brief 84, Port 41 Output Modification Clear Register 4 */


/** \brief 88, Port 41 Output Modification Clear Register 8 */


/** \brief 90, Port 41 Output Modification Set Register */


/** \brief 94, Port 41 Output Modification Clear Register */


/** \brief F8, Port 41 Access Enable Register 1 */


/** \brief FC, Port 41 Access Enable Register 0 */



/** \}  */

/******************************************************************************/

/******************************************************************************/


#line 59 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxPort_cfg.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Port count              \ingroup IfxLld_port_cfg
 */




/******************************************************************************/
/*-------------------------------Enumerations---------------------------------*/
/******************************************************************************/

/** \brief List of the available Port resources
 */
typedef enum
{
    IfxPort_Index_00   = 0,  /**< \brief PORT 00 */
    IfxPort_Index_01   = 1,  /**< \brief PORT 01 */
    IfxPort_Index_02   = 2,  /**< \brief PORT 02 */
    IfxPort_Index_10   = 10, /**< \brief PORT 10 */
    IfxPort_Index_11   = 11, /**< \brief PORT 11 */
    IfxPort_Index_12   = 12, /**< \brief PORT 12 */
    IfxPort_Index_13   = 13, /**< \brief PORT 13 */
    IfxPort_Index_14   = 14, /**< \brief PORT 14 */
    IfxPort_Index_15   = 15, /**< \brief PORT 15 */
    IfxPort_Index_20   = 20, /**< \brief PORT 20 */
    IfxPort_Index_21   = 21, /**< \brief PORT 21 */
    IfxPort_Index_22   = 22, /**< \brief PORT 22 */
    IfxPort_Index_23   = 23, /**< \brief PORT 23 */
    IfxPort_Index_24   = 24, /**< \brief PORT 24 */
    IfxPort_Index_25   = 25, /**< \brief PORT 25 */
    IfxPort_Index_26   = 26, /**< \brief PORT 26 */
    IfxPort_Index_30   = 30, /**< \brief PORT 30 */
    IfxPort_Index_31   = 31, /**< \brief PORT 31 */
    IfxPort_Index_32   = 32, /**< \brief PORT 32 */
    IfxPort_Index_33   = 33, /**< \brief PORT 33 */
    IfxPort_Index_34   = 34, /**< \brief PORT 34 */
    IfxPort_Index_40   = 40, /**< \brief PORT 40 */
    IfxPort_Index_41   = 41, /**< \brief PORT 41 */
    IfxPort_Index_none = -1  /**< \brief none */
} IfxPort_Index;

/******************************************************************************/
/*-----------------------------Data Structures--------------------------------*/
/******************************************************************************/

/** \brief used by IfxPort_Esr_Masks table
 */
typedef struct
{
    Ifx_P *port;
    uint16 masks;
} IfxPort_Esr_Masks;

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/

extern const IfxPort_Esr_Masks  IfxPort_cfg_esrMasks[(23)];

extern const IfxModule_IndexMap IfxPort_cfg_indexMap[(23)];


#line 61 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Port\\Std\\IfxPort.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.h"
/**
 * \file IfxScuWdt.h
 * \brief SCU  basic functionality
 * \ingroup IfxLld_Scu
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 * This file contains the APIs for SCU Watchdog and Endinit related functions.
 *
 * \defgroup IfxLld_Scu_Std_Wdt Wdt Basic Functionality
 * \ingroup IfxLld_Scu_Std
 * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Configuration Watchdog Configuration functions
 * \ingroup IfxLld_Scu_Std_Wdt
 * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit Watchdog Endinit functions
 * \ingroup IfxLld_Scu_Std_Wdt
 * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Operative Watchdog Operative functions
 * \ingroup IfxLld_Scu_Std_Wdt
 * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit_Usage How to use Endinit APIs?
 * \ingroup IfxLld_Scu_Std_Wdt
 */




/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxScu_cfg.h"
/**
 * \file IfxScu_cfg.h
 * \brief SCU on-chip implementation data
 * \ingroup IfxLld_Scu
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2012 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Scu SCU
 * \ingroup IfxLld
 * \defgroup IfxLld_Scu_Impl Implementation
 * \ingroup IfxLld_Scu
 * \defgroup IfxLld_Scu_Std Standard Driver
 * \ingroup IfxLld_Scu
 */



/******************************************************************************/


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxScu_bf.h"
/**
 * \file IfxScu_bf.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Scu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Scu_Registers
 * 
 */



/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Scu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SCU_ID_Bits.MODREV */


/** \brief Mask for Ifx_SCU_ID_Bits.MODREV */


/** \brief Offset for Ifx_SCU_ID_Bits.MODREV */


/** \brief Length for Ifx_SCU_ID_Bits.MODTYPE */


/** \brief Mask for Ifx_SCU_ID_Bits.MODTYPE */


/** \brief Offset for Ifx_SCU_ID_Bits.MODTYPE */


/** \brief Length for Ifx_SCU_ID_Bits.MODNUMBER */


/** \brief Mask for Ifx_SCU_ID_Bits.MODNUMBER */


/** \brief Offset for Ifx_SCU_ID_Bits.MODNUMBER */


/** \brief Length for Ifx_SCU_OSCCON_Bits.PLLLV */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.PLLLV */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.PLLLV */


/** \brief Length for Ifx_SCU_OSCCON_Bits.OSCRES */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.OSCRES */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.OSCRES */


/** \brief Length for Ifx_SCU_OSCCON_Bits.GAINSEL */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.GAINSEL */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.GAINSEL */


/** \brief Length for Ifx_SCU_OSCCON_Bits.MODE */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.MODE */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.MODE */


/** \brief Length for Ifx_SCU_OSCCON_Bits.SHBY */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.SHBY */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.SHBY */


/** \brief Length for Ifx_SCU_OSCCON_Bits.PLLHV */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.PLLHV */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.PLLHV */


/** \brief Length for Ifx_SCU_OSCCON_Bits.HYSEN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.HYSEN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.HYSEN */


/** \brief Length for Ifx_SCU_OSCCON_Bits.HYSCTL */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.HYSCTL */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.HYSCTL */


/** \brief Length for Ifx_SCU_OSCCON_Bits.AMPCTL */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.AMPCTL */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.AMPCTL */


/** \brief Length for Ifx_SCU_OSCCON_Bits.OSCVAL */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.OSCVAL */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.OSCVAL */


/** \brief Length for Ifx_SCU_OSCCON_Bits.APREN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.APREN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.APREN */


/** \brief Length for Ifx_SCU_OSCCON_Bits.CAP0EN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.CAP0EN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.CAP0EN */


/** \brief Length for Ifx_SCU_OSCCON_Bits.CAP1EN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.CAP1EN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.CAP1EN */


/** \brief Length for Ifx_SCU_OSCCON_Bits.CAP2EN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.CAP2EN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.CAP2EN */


/** \brief Length for Ifx_SCU_OSCCON_Bits.CAP3EN */


/** \brief Mask for Ifx_SCU_OSCCON_Bits.CAP3EN */


/** \brief Offset for Ifx_SCU_OSCCON_Bits.CAP3EN */


/** \brief Length for Ifx_SCU_SYSPLLSTAT_Bits.PWDSTAT */


/** \brief Mask for Ifx_SCU_SYSPLLSTAT_Bits.PWDSTAT */


/** \brief Offset for Ifx_SCU_SYSPLLSTAT_Bits.PWDSTAT */


/** \brief Length for Ifx_SCU_SYSPLLSTAT_Bits.LOCK */


/** \brief Mask for Ifx_SCU_SYSPLLSTAT_Bits.LOCK */


/** \brief Offset for Ifx_SCU_SYSPLLSTAT_Bits.LOCK */


/** \brief Length for Ifx_SCU_SYSPLLSTAT_Bits.K2RDY */


/** \brief Mask for Ifx_SCU_SYSPLLSTAT_Bits.K2RDY */


/** \brief Offset for Ifx_SCU_SYSPLLSTAT_Bits.K2RDY */


/** \brief Length for Ifx_SCU_SYSPLLSTAT_Bits.MODRUN */


/** \brief Mask for Ifx_SCU_SYSPLLSTAT_Bits.MODRUN */


/** \brief Offset for Ifx_SCU_SYSPLLSTAT_Bits.MODRUN */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.MODEN */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.MODEN */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.MODEN */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.NDIV */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.NDIV */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.NDIV */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.PLLPWD */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.PLLPWD */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.PLLPWD */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.RESLD */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.RESLD */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.RESLD */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.PDIV */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.PDIV */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.PDIV */


/** \brief Length for Ifx_SCU_SYSPLLCON0_Bits.INSEL */


/** \brief Mask for Ifx_SCU_SYSPLLCON0_Bits.INSEL */


/** \brief Offset for Ifx_SCU_SYSPLLCON0_Bits.INSEL */


/** \brief Length for Ifx_SCU_SYSPLLCON1_Bits.K2DIV */


/** \brief Mask for Ifx_SCU_SYSPLLCON1_Bits.K2DIV */


/** \brief Offset for Ifx_SCU_SYSPLLCON1_Bits.K2DIV */


/** \brief Length for Ifx_SCU_SYSPLLCON2_Bits.MODCFG */


/** \brief Mask for Ifx_SCU_SYSPLLCON2_Bits.MODCFG */


/** \brief Offset for Ifx_SCU_SYSPLLCON2_Bits.MODCFG */


/** \brief Length for Ifx_SCU_PERPLLSTAT_Bits.PWDSTAT */


/** \brief Mask for Ifx_SCU_PERPLLSTAT_Bits.PWDSTAT */


/** \brief Offset for Ifx_SCU_PERPLLSTAT_Bits.PWDSTAT */


/** \brief Length for Ifx_SCU_PERPLLSTAT_Bits.LOCK */


/** \brief Mask for Ifx_SCU_PERPLLSTAT_Bits.LOCK */


/** \brief Offset for Ifx_SCU_PERPLLSTAT_Bits.LOCK */


/** \brief Length for Ifx_SCU_PERPLLSTAT_Bits.K3RDY */


/** \brief Mask for Ifx_SCU_PERPLLSTAT_Bits.K3RDY */


/** \brief Offset for Ifx_SCU_PERPLLSTAT_Bits.K3RDY */


/** \brief Length for Ifx_SCU_PERPLLSTAT_Bits.K2RDY */


/** \brief Mask for Ifx_SCU_PERPLLSTAT_Bits.K2RDY */


/** \brief Offset for Ifx_SCU_PERPLLSTAT_Bits.K2RDY */


/** \brief Length for Ifx_SCU_PERPLLCON0_Bits.DIVBY */


/** \brief Mask for Ifx_SCU_PERPLLCON0_Bits.DIVBY */


/** \brief Offset for Ifx_SCU_PERPLLCON0_Bits.DIVBY */


/** \brief Length for Ifx_SCU_PERPLLCON0_Bits.NDIV */


/** \brief Mask for Ifx_SCU_PERPLLCON0_Bits.NDIV */


/** \brief Offset for Ifx_SCU_PERPLLCON0_Bits.NDIV */


/** \brief Length for Ifx_SCU_PERPLLCON0_Bits.PLLPWD */


/** \brief Mask for Ifx_SCU_PERPLLCON0_Bits.PLLPWD */


/** \brief Offset for Ifx_SCU_PERPLLCON0_Bits.PLLPWD */


/** \brief Length for Ifx_SCU_PERPLLCON0_Bits.RESLD */


/** \brief Mask for Ifx_SCU_PERPLLCON0_Bits.RESLD */


/** \brief Offset for Ifx_SCU_PERPLLCON0_Bits.RESLD */


/** \brief Length for Ifx_SCU_PERPLLCON0_Bits.PDIV */


/** \brief Mask for Ifx_SCU_PERPLLCON0_Bits.PDIV */


/** \brief Offset for Ifx_SCU_PERPLLCON0_Bits.PDIV */


/** \brief Length for Ifx_SCU_PERPLLCON1_Bits.K2DIV */


/** \brief Mask for Ifx_SCU_PERPLLCON1_Bits.K2DIV */


/** \brief Offset for Ifx_SCU_PERPLLCON1_Bits.K2DIV */


/** \brief Length for Ifx_SCU_PERPLLCON1_Bits.K3DIV */


/** \brief Mask for Ifx_SCU_PERPLLCON1_Bits.K3DIV */


/** \brief Offset for Ifx_SCU_PERPLLCON1_Bits.K3DIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.STMDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.STMDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.STMDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.GTMDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.GTMDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.GTMDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.SRIDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.SRIDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.SRIDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.LPDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.LPDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.LPDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.SPBDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.SPBDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.SPBDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.BBBDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.BBBDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.BBBDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.FSIDIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.FSIDIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.FSIDIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.FSI2DIV */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.FSI2DIV */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.FSI2DIV */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.CLKSEL */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.CLKSEL */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.CLKSEL */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.UP */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.UP */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.UP */


/** \brief Length for Ifx_SCU_CCUCON0_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON0_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON0_Bits.LCK */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.MCANDIV */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.MCANDIV */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.MCANDIV */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.CLKSELMCAN */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.CLKSELMCAN */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.CLKSELMCAN */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.PLL1DIVDIS */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.PLL1DIVDIS */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.PLL1DIVDIS */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.I2CDIV */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.I2CDIV */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.I2CDIV */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.MSCDIV */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.MSCDIV */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.MSCDIV */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.CLKSELMSC */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.CLKSELMSC */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.CLKSELMSC */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.QSPIDIV */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.QSPIDIV */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.QSPIDIV */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.CLKSELQSPI */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.CLKSELQSPI */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.CLKSELQSPI */


/** \brief Length for Ifx_SCU_CCUCON1_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON1_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON1_Bits.LCK */


/** \brief Length for Ifx_SCU_FDR_Bits.STEP */


/** \brief Mask for Ifx_SCU_FDR_Bits.STEP */


/** \brief Offset for Ifx_SCU_FDR_Bits.STEP */


/** \brief Length for Ifx_SCU_FDR_Bits.DM */


/** \brief Mask for Ifx_SCU_FDR_Bits.DM */


/** \brief Offset for Ifx_SCU_FDR_Bits.DM */


/** \brief Length for Ifx_SCU_FDR_Bits.RESULT */


/** \brief Mask for Ifx_SCU_FDR_Bits.RESULT */


/** \brief Offset for Ifx_SCU_FDR_Bits.RESULT */


/** \brief Length for Ifx_SCU_FDR_Bits.DISCLK */


/** \brief Mask for Ifx_SCU_FDR_Bits.DISCLK */


/** \brief Offset for Ifx_SCU_FDR_Bits.DISCLK */


/** \brief Length for Ifx_SCU_EXTCON_Bits.EN0 */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.EN0 */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.EN0 */


/** \brief Length for Ifx_SCU_EXTCON_Bits.SEL0 */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.SEL0 */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.SEL0 */


/** \brief Length for Ifx_SCU_EXTCON_Bits.EN1 */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.EN1 */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.EN1 */


/** \brief Length for Ifx_SCU_EXTCON_Bits.NSEL */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.NSEL */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.NSEL */


/** \brief Length for Ifx_SCU_EXTCON_Bits.SEL1 */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.SEL1 */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.SEL1 */


/** \brief Length for Ifx_SCU_EXTCON_Bits.DIV1 */


/** \brief Mask for Ifx_SCU_EXTCON_Bits.DIV1 */


/** \brief Offset for Ifx_SCU_EXTCON_Bits.DIV1 */


/** \brief Length for Ifx_SCU_CCUCON2_Bits.ASCLINFDIV */


/** \brief Mask for Ifx_SCU_CCUCON2_Bits.ASCLINFDIV */


/** \brief Offset for Ifx_SCU_CCUCON2_Bits.ASCLINFDIV */


/** \brief Length for Ifx_SCU_CCUCON2_Bits.ASCLINSDIV */


/** \brief Mask for Ifx_SCU_CCUCON2_Bits.ASCLINSDIV */


/** \brief Offset for Ifx_SCU_CCUCON2_Bits.ASCLINSDIV */


/** \brief Length for Ifx_SCU_CCUCON2_Bits.CLKSELASCLINS */


/** \brief Mask for Ifx_SCU_CCUCON2_Bits.CLKSELASCLINS */


/** \brief Offset for Ifx_SCU_CCUCON2_Bits.CLKSELASCLINS */


/** \brief Length for Ifx_SCU_CCUCON2_Bits.ERAYPERON */


/** \brief Mask for Ifx_SCU_CCUCON2_Bits.ERAYPERON */


/** \brief Offset for Ifx_SCU_CCUCON2_Bits.ERAYPERON */


/** \brief Length for Ifx_SCU_CCUCON2_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON2_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON2_Bits.LCK */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL0MONEN */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL0MONEN */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL0MONEN */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL1MONEN */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL1MONEN */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL1MONEN */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL2MONEN */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL2MONEN */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL2MONEN */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.SPBMONEN */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.SPBMONEN */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.SPBMONEN */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.BACKMONEN */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.BACKMONEN */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.BACKMONEN */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL0MONTST */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL0MONTST */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL0MONTST */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL1MONTST */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL1MONTST */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL1MONTST */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.PLL2MONTST */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.PLL2MONTST */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.PLL2MONTST */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.SPBMONTST */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.SPBMONTST */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.SPBMONTST */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.BACKMONTST */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.BACKMONTST */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.BACKMONTST */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.UP */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.UP */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.UP */


/** \brief Length for Ifx_SCU_CCUCON3_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON3_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON3_Bits.LCK */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.LOTHR */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.LOTHR */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.LOTHR */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.UPTHR */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.UPTHR */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.UPTHR */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.MONEN */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.MONEN */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.MONEN */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.MONTST */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.MONTST */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.MONTST */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.UP */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.UP */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.UP */


/** \brief Length for Ifx_SCU_CCUCON4_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON4_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON4_Bits.LCK */


/** \brief Length for Ifx_SCU_CCUCON5_Bits.GETHDIV */


/** \brief Mask for Ifx_SCU_CCUCON5_Bits.GETHDIV */


/** \brief Offset for Ifx_SCU_CCUCON5_Bits.GETHDIV */


/** \brief Length for Ifx_SCU_CCUCON5_Bits.MCANHDIV */


/** \brief Mask for Ifx_SCU_CCUCON5_Bits.MCANHDIV */


/** \brief Offset for Ifx_SCU_CCUCON5_Bits.MCANHDIV */


/** \brief Length for Ifx_SCU_CCUCON5_Bits.UP */


/** \brief Mask for Ifx_SCU_CCUCON5_Bits.UP */


/** \brief Offset for Ifx_SCU_CCUCON5_Bits.UP */


/** \brief Length for Ifx_SCU_CCUCON5_Bits.LCK */


/** \brief Mask for Ifx_SCU_CCUCON5_Bits.LCK */


/** \brief Offset for Ifx_SCU_CCUCON5_Bits.LCK */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.ESR0 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.ESR0 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.ESR0 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.ESR1 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.ESR1 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.ESR1 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.SMU */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.SMU */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.SMU */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.SW */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.SW */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.SW */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.STM0 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.STM0 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.STM0 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.STM1 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.STM1 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.STM1 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.STM2 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.STM2 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.STM2 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.STM3 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.STM3 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.STM3 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.PORST */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.PORST */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.PORST */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.CB0 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.CB0 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.CB0 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.CB1 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.CB1 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.CB1 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.CB3 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.CB3 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.CB3 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.EVRC */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.EVRC */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.EVRC */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.EVR33 */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.EVR33 */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.EVR33 */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.SWD */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.SWD */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.SWD */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.HSMS */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.HSMS */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.HSMS */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.HSMA */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.HSMA */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.HSMA */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.STBYR */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.STBYR */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.STBYR */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.LBPORST */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.LBPORST */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.LBPORST */


/** \brief Length for Ifx_SCU_RSTSTAT_Bits.LBTERM */


/** \brief Mask for Ifx_SCU_RSTSTAT_Bits.LBTERM */


/** \brief Offset for Ifx_SCU_RSTSTAT_Bits.LBTERM */


/** \brief Length for Ifx_SCU_RSTCON_Bits.ESR0 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.ESR0 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.ESR0 */


/** \brief Length for Ifx_SCU_RSTCON_Bits.ESR1 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.ESR1 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.ESR1 */


/** \brief Length for Ifx_SCU_RSTCON_Bits.SMU */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.SMU */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.SMU */


/** \brief Length for Ifx_SCU_RSTCON_Bits.SW */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.SW */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.SW */


/** \brief Length for Ifx_SCU_RSTCON_Bits.STM0 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.STM0 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.STM0 */


/** \brief Length for Ifx_SCU_RSTCON_Bits.STM1 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.STM1 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.STM1 */


/** \brief Length for Ifx_SCU_RSTCON_Bits.STM2 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.STM2 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.STM2 */


/** \brief Length for Ifx_SCU_RSTCON_Bits.STM3 */


/** \brief Mask for Ifx_SCU_RSTCON_Bits.STM3 */


/** \brief Offset for Ifx_SCU_RSTCON_Bits.STM3 */


/** \brief Length for Ifx_SCU_ARSTDIS_Bits.STM0DIS */


/** \brief Mask for Ifx_SCU_ARSTDIS_Bits.STM0DIS */


/** \brief Offset for Ifx_SCU_ARSTDIS_Bits.STM0DIS */


/** \brief Length for Ifx_SCU_ARSTDIS_Bits.STM1DIS */


/** \brief Mask for Ifx_SCU_ARSTDIS_Bits.STM1DIS */


/** \brief Offset for Ifx_SCU_ARSTDIS_Bits.STM1DIS */


/** \brief Length for Ifx_SCU_ARSTDIS_Bits.STM2DIS */


/** \brief Mask for Ifx_SCU_ARSTDIS_Bits.STM2DIS */


/** \brief Offset for Ifx_SCU_ARSTDIS_Bits.STM2DIS */


/** \brief Length for Ifx_SCU_ARSTDIS_Bits.STM3DIS */


/** \brief Mask for Ifx_SCU_ARSTDIS_Bits.STM3DIS */


/** \brief Offset for Ifx_SCU_ARSTDIS_Bits.STM3DIS */


/** \brief Length for Ifx_SCU_SWRSTCON_Bits.SWRSTREQ */


/** \brief Mask for Ifx_SCU_SWRSTCON_Bits.SWRSTREQ */


/** \brief Offset for Ifx_SCU_SWRSTCON_Bits.SWRSTREQ */


/** \brief Length for Ifx_SCU_RSTCON2_Bits.FRTO */


/** \brief Mask for Ifx_SCU_RSTCON2_Bits.FRTO */


/** \brief Offset for Ifx_SCU_RSTCON2_Bits.FRTO */


/** \brief Length for Ifx_SCU_RSTCON2_Bits.CLRC */


/** \brief Mask for Ifx_SCU_RSTCON2_Bits.CLRC */


/** \brief Offset for Ifx_SCU_RSTCON2_Bits.CLRC */


/** \brief Length for Ifx_SCU_RSTCON2_Bits.CSSx */


/** \brief Mask for Ifx_SCU_RSTCON2_Bits.CSSx */


/** \brief Offset for Ifx_SCU_RSTCON2_Bits.CSSx */


/** \brief Length for Ifx_SCU_RSTCON2_Bits.USRINFO */


/** \brief Mask for Ifx_SCU_RSTCON2_Bits.USRINFO */


/** \brief Offset for Ifx_SCU_RSTCON2_Bits.USRINFO */


/** \brief Length for Ifx_SCU_ESRCFGX_ESRCFGX_Bits.EDCON */


/** \brief Mask for Ifx_SCU_ESRCFGX_ESRCFGX_Bits.EDCON */


/** \brief Offset for Ifx_SCU_ESRCFGX_ESRCFGX_Bits.EDCON */


/** \brief Length for Ifx_SCU_ESROCFG_Bits.ARI */


/** \brief Mask for Ifx_SCU_ESROCFG_Bits.ARI */


/** \brief Offset for Ifx_SCU_ESROCFG_Bits.ARI */


/** \brief Length for Ifx_SCU_ESROCFG_Bits.ARC */


/** \brief Mask for Ifx_SCU_ESROCFG_Bits.ARC */


/** \brief Offset for Ifx_SCU_ESROCFG_Bits.ARC */


/** \brief Length for Ifx_SCU_SYSCON_Bits.CCTRIG0 */


/** \brief Mask for Ifx_SCU_SYSCON_Bits.CCTRIG0 */


/** \brief Offset for Ifx_SCU_SYSCON_Bits.CCTRIG0 */


/** \brief Length for Ifx_SCU_SYSCON_Bits.RAMINTM */


/** \brief Mask for Ifx_SCU_SYSCON_Bits.RAMINTM */


/** \brief Offset for Ifx_SCU_SYSCON_Bits.RAMINTM */


/** \brief Length for Ifx_SCU_SYSCON_Bits.SETLUDIS */


/** \brief Mask for Ifx_SCU_SYSCON_Bits.SETLUDIS */


/** \brief Offset for Ifx_SCU_SYSCON_Bits.SETLUDIS */


/** \brief Length for Ifx_SCU_SYSCON_Bits.DDC */


/** \brief Mask for Ifx_SCU_SYSCON_Bits.DDC */


/** \brief Offset for Ifx_SCU_SYSCON_Bits.DDC */


/** \brief Length for Ifx_SCU_CCUCON6_Bits.CPU0DIV */


/** \brief Mask for Ifx_SCU_CCUCON6_Bits.CPU0DIV */


/** \brief Offset for Ifx_SCU_CCUCON6_Bits.CPU0DIV */


/** \brief Length for Ifx_SCU_CCUCON7_Bits.CPU1DIV */


/** \brief Mask for Ifx_SCU_CCUCON7_Bits.CPU1DIV */


/** \brief Offset for Ifx_SCU_CCUCON7_Bits.CPU1DIV */


/** \brief Length for Ifx_SCU_CCUCON8_Bits.CPU2DIV */


/** \brief Mask for Ifx_SCU_CCUCON8_Bits.CPU2DIV */


/** \brief Offset for Ifx_SCU_CCUCON8_Bits.CPU2DIV */


/** \brief Length for Ifx_SCU_CCUCON9_Bits.CPU3DIV */


/** \brief Mask for Ifx_SCU_CCUCON9_Bits.CPU3DIV */


/** \brief Offset for Ifx_SCU_CCUCON9_Bits.CPU3DIV */


/** \brief Length for Ifx_SCU_PDR_Bits.PD0 */


/** \brief Mask for Ifx_SCU_PDR_Bits.PD0 */


/** \brief Offset for Ifx_SCU_PDR_Bits.PD0 */


/** \brief Length for Ifx_SCU_PDR_Bits.PL0 */


/** \brief Mask for Ifx_SCU_PDR_Bits.PL0 */


/** \brief Offset for Ifx_SCU_PDR_Bits.PL0 */


/** \brief Length for Ifx_SCU_PDR_Bits.PD1 */


/** \brief Mask for Ifx_SCU_PDR_Bits.PD1 */


/** \brief Offset for Ifx_SCU_PDR_Bits.PD1 */


/** \brief Length for Ifx_SCU_PDR_Bits.PL1 */


/** \brief Mask for Ifx_SCU_PDR_Bits.PL1 */


/** \brief Offset for Ifx_SCU_PDR_Bits.PL1 */


/** \brief Length for Ifx_SCU_IOCR_Bits.PC0 */


/** \brief Mask for Ifx_SCU_IOCR_Bits.PC0 */


/** \brief Offset for Ifx_SCU_IOCR_Bits.PC0 */


/** \brief Length for Ifx_SCU_IOCR_Bits.PC1 */


/** \brief Mask for Ifx_SCU_IOCR_Bits.PC1 */


/** \brief Offset for Ifx_SCU_IOCR_Bits.PC1 */


/** \brief Length for Ifx_SCU_OUT_Bits.P0 */


/** \brief Mask for Ifx_SCU_OUT_Bits.P0 */


/** \brief Offset for Ifx_SCU_OUT_Bits.P0 */


/** \brief Length for Ifx_SCU_OUT_Bits.P1 */


/** \brief Mask for Ifx_SCU_OUT_Bits.P1 */


/** \brief Offset for Ifx_SCU_OUT_Bits.P1 */


/** \brief Length for Ifx_SCU_OMR_Bits.PS0 */


/** \brief Mask for Ifx_SCU_OMR_Bits.PS0 */


/** \brief Offset for Ifx_SCU_OMR_Bits.PS0 */


/** \brief Length for Ifx_SCU_OMR_Bits.PS1 */


/** \brief Mask for Ifx_SCU_OMR_Bits.PS1 */


/** \brief Offset for Ifx_SCU_OMR_Bits.PS1 */


/** \brief Length for Ifx_SCU_OMR_Bits.PCL0 */


/** \brief Mask for Ifx_SCU_OMR_Bits.PCL0 */


/** \brief Offset for Ifx_SCU_OMR_Bits.PCL0 */


/** \brief Length for Ifx_SCU_OMR_Bits.PCL1 */


/** \brief Mask for Ifx_SCU_OMR_Bits.PCL1 */


/** \brief Offset for Ifx_SCU_OMR_Bits.PCL1 */


/** \brief Length for Ifx_SCU_IN_Bits.P0 */


/** \brief Mask for Ifx_SCU_IN_Bits.P0 */


/** \brief Offset for Ifx_SCU_IN_Bits.P0 */


/** \brief Length for Ifx_SCU_IN_Bits.P1 */


/** \brief Mask for Ifx_SCU_IN_Bits.P1 */


/** \brief Offset for Ifx_SCU_IN_Bits.P1 */


/** \brief Length for Ifx_SCU_STSTAT_Bits.HWCFG */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.HWCFG */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.HWCFG */


/** \brief Length for Ifx_SCU_STSTAT_Bits.FTM */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.FTM */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.FTM */


/** \brief Length for Ifx_SCU_STSTAT_Bits.MODE */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.MODE */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.MODE */


/** \brief Length for Ifx_SCU_STSTAT_Bits.FCBAE */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.FCBAE */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.FCBAE */


/** \brief Length for Ifx_SCU_STSTAT_Bits.LUDIS */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.LUDIS */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.LUDIS */


/** \brief Length for Ifx_SCU_STSTAT_Bits.TRSTL */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.TRSTL */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.TRSTL */


/** \brief Length for Ifx_SCU_STSTAT_Bits.SPDEN */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.SPDEN */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.SPDEN */


/** \brief Length for Ifx_SCU_STSTAT_Bits.RAMINT */


/** \brief Mask for Ifx_SCU_STSTAT_Bits.RAMINT */


/** \brief Offset for Ifx_SCU_STSTAT_Bits.RAMINT */


/** \brief Length for Ifx_SCU_STCON_Bits.SFCBAE */


/** \brief Mask for Ifx_SCU_STCON_Bits.SFCBAE */


/** \brief Offset for Ifx_SCU_STCON_Bits.SFCBAE */


/** \brief Length for Ifx_SCU_STCON_Bits.CFCBAE */


/** \brief Mask for Ifx_SCU_STCON_Bits.CFCBAE */


/** \brief Offset for Ifx_SCU_STCON_Bits.CFCBAE */


/** \brief Length for Ifx_SCU_STCON_Bits.STP */


/** \brief Mask for Ifx_SCU_STCON_Bits.STP */


/** \brief Offset for Ifx_SCU_STCON_Bits.STP */


/** \brief Length for Ifx_SCU_PMCSR0_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR0_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR0_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR0_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR0_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR0_Bits.PMST */


/** \brief Length for Ifx_SCU_PMCSR1_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR1_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR1_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR1_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR1_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR1_Bits.PMST */


/** \brief Length for Ifx_SCU_PMCSR2_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR2_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR2_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR2_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR2_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR2_Bits.PMST */


/** \brief Length for Ifx_SCU_PMCSR3_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR3_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR3_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR3_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR3_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR3_Bits.PMST */


/** \brief Length for Ifx_SCU_PMCSR4_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR4_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR4_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR4_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR4_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR4_Bits.PMST */


/** \brief Length for Ifx_SCU_PMCSR5_Bits.REQSLP */


/** \brief Mask for Ifx_SCU_PMCSR5_Bits.REQSLP */


/** \brief Offset for Ifx_SCU_PMCSR5_Bits.REQSLP */


/** \brief Length for Ifx_SCU_PMCSR5_Bits.PMST */


/** \brief Mask for Ifx_SCU_PMCSR5_Bits.PMST */


/** \brief Offset for Ifx_SCU_PMCSR5_Bits.PMST */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU0 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU0 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU0 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU1 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU1 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU1 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU2 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU2 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU2 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU3 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU3 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU3 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU4 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU4 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU4 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU5 */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU5 */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU5 */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU0LS */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU0LS */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU0LS */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU1LS */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU1LS */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU1LS */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU2LS */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU2LS */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU2LS */


/** \brief Length for Ifx_SCU_PMSTAT0_Bits.CPU3LS */


/** \brief Mask for Ifx_SCU_PMSTAT0_Bits.CPU3LS */


/** \brief Offset for Ifx_SCU_PMSTAT0_Bits.CPU3LS */


/** \brief Length for Ifx_SCU_PMSWCR1_Bits.CPUIDLSEL */


/** \brief Mask for Ifx_SCU_PMSWCR1_Bits.CPUIDLSEL */


/** \brief Offset for Ifx_SCU_PMSWCR1_Bits.CPUIDLSEL */


/** \brief Length for Ifx_SCU_PMSWCR1_Bits.IRADIS */


/** \brief Mask for Ifx_SCU_PMSWCR1_Bits.IRADIS */


/** \brief Offset for Ifx_SCU_PMSWCR1_Bits.IRADIS */


/** \brief Length for Ifx_SCU_PMSWCR1_Bits.CPUSEL */


/** \brief Mask for Ifx_SCU_PMSWCR1_Bits.CPUSEL */


/** \brief Offset for Ifx_SCU_PMSWCR1_Bits.CPUSEL */


/** \brief Length for Ifx_SCU_PMSWCR1_Bits.STBYEVEN */


/** \brief Mask for Ifx_SCU_PMSWCR1_Bits.STBYEVEN */


/** \brief Offset for Ifx_SCU_PMSWCR1_Bits.STBYEVEN */


/** \brief Length for Ifx_SCU_PMSWCR1_Bits.STBYEV */


/** \brief Mask for Ifx_SCU_PMSWCR1_Bits.STBYEV */


/** \brief Offset for Ifx_SCU_PMSWCR1_Bits.STBYEV */


/** \brief Length for Ifx_SCU_EMSR_Bits.POL */


/** \brief Mask for Ifx_SCU_EMSR_Bits.POL */


/** \brief Offset for Ifx_SCU_EMSR_Bits.POL */


/** \brief Length for Ifx_SCU_EMSR_Bits.MODE */


/** \brief Mask for Ifx_SCU_EMSR_Bits.MODE */


/** \brief Offset for Ifx_SCU_EMSR_Bits.MODE */


/** \brief Length for Ifx_SCU_EMSR_Bits.ENON */


/** \brief Mask for Ifx_SCU_EMSR_Bits.ENON */


/** \brief Offset for Ifx_SCU_EMSR_Bits.ENON */


/** \brief Length for Ifx_SCU_EMSR_Bits.PSEL */


/** \brief Mask for Ifx_SCU_EMSR_Bits.PSEL */


/** \brief Offset for Ifx_SCU_EMSR_Bits.PSEL */


/** \brief Length for Ifx_SCU_EMSR_Bits.EMSF */


/** \brief Mask for Ifx_SCU_EMSR_Bits.EMSF */


/** \brief Offset for Ifx_SCU_EMSR_Bits.EMSF */


/** \brief Length for Ifx_SCU_EMSR_Bits.SEMSF */


/** \brief Mask for Ifx_SCU_EMSR_Bits.SEMSF */


/** \brief Offset for Ifx_SCU_EMSR_Bits.SEMSF */


/** \brief Length for Ifx_SCU_EMSSW_Bits.EMSFM */


/** \brief Mask for Ifx_SCU_EMSSW_Bits.EMSFM */


/** \brief Offset for Ifx_SCU_EMSSW_Bits.EMSFM */


/** \brief Length for Ifx_SCU_EMSSW_Bits.SEMSFM */


/** \brief Mask for Ifx_SCU_EMSSW_Bits.SEMSFM */


/** \brief Offset for Ifx_SCU_EMSSW_Bits.SEMSFM */


/** \brief Length for Ifx_SCU_DTSCSTAT_Bits.RESULT */


/** \brief Mask for Ifx_SCU_DTSCSTAT_Bits.RESULT */


/** \brief Offset for Ifx_SCU_DTSCSTAT_Bits.RESULT */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.LOWER */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.LOWER */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.LOWER */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.BGPOK */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.BGPOK */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.BGPOK */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.EN */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.EN */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.EN */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.LLU */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.LLU */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.LLU */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.UPPER */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.UPPER */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.UPPER */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.INTEN */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.INTEN */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.INTEN */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.INT */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.INT */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.INT */


/** \brief Length for Ifx_SCU_DTSCLIM_Bits.UOF */


/** \brief Mask for Ifx_SCU_DTSCLIM_Bits.UOF */


/** \brief Offset for Ifx_SCU_DTSCLIM_Bits.UOF */


/** \brief Length for Ifx_SCU_TRAPSTAT_Bits.ESR0T */


/** \brief Mask for Ifx_SCU_TRAPSTAT_Bits.ESR0T */


/** \brief Offset for Ifx_SCU_TRAPSTAT_Bits.ESR0T */


/** \brief Length for Ifx_SCU_TRAPSTAT_Bits.ESR1T */


/** \brief Mask for Ifx_SCU_TRAPSTAT_Bits.ESR1T */


/** \brief Offset for Ifx_SCU_TRAPSTAT_Bits.ESR1T */


/** \brief Length for Ifx_SCU_TRAPSTAT_Bits.TRAP2 */


/** \brief Mask for Ifx_SCU_TRAPSTAT_Bits.TRAP2 */


/** \brief Offset for Ifx_SCU_TRAPSTAT_Bits.TRAP2 */


/** \brief Length for Ifx_SCU_TRAPSTAT_Bits.SMUT */


/** \brief Mask for Ifx_SCU_TRAPSTAT_Bits.SMUT */


/** \brief Offset for Ifx_SCU_TRAPSTAT_Bits.SMUT */


/** \brief Length for Ifx_SCU_TRAPSET_Bits.ESR0T */


/** \brief Mask for Ifx_SCU_TRAPSET_Bits.ESR0T */


/** \brief Offset for Ifx_SCU_TRAPSET_Bits.ESR0T */


/** \brief Length for Ifx_SCU_TRAPSET_Bits.ESR1T */


/** \brief Mask for Ifx_SCU_TRAPSET_Bits.ESR1T */


/** \brief Offset for Ifx_SCU_TRAPSET_Bits.ESR1T */


/** \brief Length for Ifx_SCU_TRAPSET_Bits.TRAP2 */


/** \brief Mask for Ifx_SCU_TRAPSET_Bits.TRAP2 */


/** \brief Offset for Ifx_SCU_TRAPSET_Bits.TRAP2 */


/** \brief Length for Ifx_SCU_TRAPSET_Bits.SMUT */


/** \brief Mask for Ifx_SCU_TRAPSET_Bits.SMUT */


/** \brief Offset for Ifx_SCU_TRAPSET_Bits.SMUT */


/** \brief Length for Ifx_SCU_TRAPCLR_Bits.ESR0T */


/** \brief Mask for Ifx_SCU_TRAPCLR_Bits.ESR0T */


/** \brief Offset for Ifx_SCU_TRAPCLR_Bits.ESR0T */


/** \brief Length for Ifx_SCU_TRAPCLR_Bits.ESR1T */


/** \brief Mask for Ifx_SCU_TRAPCLR_Bits.ESR1T */


/** \brief Offset for Ifx_SCU_TRAPCLR_Bits.ESR1T */


/** \brief Length for Ifx_SCU_TRAPCLR_Bits.TRAP2 */


/** \brief Mask for Ifx_SCU_TRAPCLR_Bits.TRAP2 */


/** \brief Offset for Ifx_SCU_TRAPCLR_Bits.TRAP2 */


/** \brief Length for Ifx_SCU_TRAPCLR_Bits.SMUT */


/** \brief Mask for Ifx_SCU_TRAPCLR_Bits.SMUT */


/** \brief Offset for Ifx_SCU_TRAPCLR_Bits.SMUT */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR0T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR0T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR0T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR1T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR1T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU0ESR1T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU0TRAP2T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU0TRAP2T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU0TRAP2T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU0SMUT */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU0SMUT */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU0SMUT */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR0T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR0T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR0T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR1T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR1T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU1ESR1T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU1TRAP2T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU1TRAP2T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU1TRAP2T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU1SMUT */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU1SMUT */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU1SMUT */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR0T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR0T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR0T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR1T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR1T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU2ESR1T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU2TRAP2T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU2TRAP2T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU2TRAP2T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU2SMUT */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU2SMUT */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU2SMUT */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR0T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR0T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR0T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR1T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR1T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU3ESR1T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU3TRAP2T */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU3TRAP2T */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU3TRAP2T */


/** \brief Length for Ifx_SCU_TRAPDIS0_Bits.CPU3SMUT */


/** \brief Mask for Ifx_SCU_TRAPDIS0_Bits.CPU3SMUT */


/** \brief Offset for Ifx_SCU_TRAPDIS0_Bits.CPU3SMUT */


/** \brief Length for Ifx_SCU_LCLCON0_Bits.LS0 */


/** \brief Mask for Ifx_SCU_LCLCON0_Bits.LS0 */


/** \brief Offset for Ifx_SCU_LCLCON0_Bits.LS0 */


/** \brief Length for Ifx_SCU_LCLCON0_Bits.LSEN0 */


/** \brief Mask for Ifx_SCU_LCLCON0_Bits.LSEN0 */


/** \brief Offset for Ifx_SCU_LCLCON0_Bits.LSEN0 */


/** \brief Length for Ifx_SCU_LCLCON1_Bits.LS1 */


/** \brief Mask for Ifx_SCU_LCLCON1_Bits.LS1 */


/** \brief Offset for Ifx_SCU_LCLCON1_Bits.LS1 */


/** \brief Length for Ifx_SCU_LCLCON1_Bits.LSEN1 */


/** \brief Mask for Ifx_SCU_LCLCON1_Bits.LSEN1 */


/** \brief Offset for Ifx_SCU_LCLCON1_Bits.LSEN1 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.LCLT0 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.LCLT0 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.LCLT0 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.LCLT1 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.LCLT1 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.LCLT1 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.LCLT2 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.LCLT2 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.LCLT2 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.LCLT3 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.LCLT3 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.LCLT3 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.PLCLT0 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.PLCLT0 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.PLCLT0 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.PLCLT1 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.PLCLT1 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.PLCLT1 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.PLCLT2 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.PLCLT2 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.PLCLT2 */


/** \brief Length for Ifx_SCU_LCLTEST_Bits.PLCLT3 */


/** \brief Mask for Ifx_SCU_LCLTEST_Bits.PLCLT3 */


/** \brief Offset for Ifx_SCU_LCLTEST_Bits.PLCLT3 */


/** \brief Length for Ifx_SCU_CHIPID_Bits.CHREV */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.CHREV */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.CHREV */


/** \brief Length for Ifx_SCU_CHIPID_Bits.CHTEC */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.CHTEC */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.CHTEC */


/** \brief Length for Ifx_SCU_CHIPID_Bits.CHPK */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.CHPK */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.CHPK */


/** \brief Length for Ifx_SCU_CHIPID_Bits.CHID */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.CHID */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.CHID */


/** \brief Length for Ifx_SCU_CHIPID_Bits.EEA */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.EEA */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.EEA */


/** \brief Length for Ifx_SCU_CHIPID_Bits.UCODE */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.UCODE */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.UCODE */


/** \brief Length for Ifx_SCU_CHIPID_Bits.FSIZE */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.FSIZE */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.FSIZE */


/** \brief Length for Ifx_SCU_CHIPID_Bits.VART */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.VART */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.VART */


/** \brief Length for Ifx_SCU_CHIPID_Bits.SEC */


/** \brief Mask for Ifx_SCU_CHIPID_Bits.SEC */


/** \brief Offset for Ifx_SCU_CHIPID_Bits.SEC */


/** \brief Length for Ifx_SCU_MANID_Bits.DEPT */


/** \brief Mask for Ifx_SCU_MANID_Bits.DEPT */


/** \brief Offset for Ifx_SCU_MANID_Bits.DEPT */


/** \brief Length for Ifx_SCU_MANID_Bits.MANUF */


/** \brief Mask for Ifx_SCU_MANID_Bits.MANUF */


/** \brief Offset for Ifx_SCU_MANID_Bits.MANUF */


/** \brief Length for Ifx_SCU_SWAPCTRL_Bits.ADDRCFG */


/** \brief Mask for Ifx_SCU_SWAPCTRL_Bits.ADDRCFG */


/** \brief Offset for Ifx_SCU_SWAPCTRL_Bits.ADDRCFG */


/** \brief Length for Ifx_SCU_SWAPCTRL_Bits.Spare */


/** \brief Mask for Ifx_SCU_SWAPCTRL_Bits.Spare */


/** \brief Offset for Ifx_SCU_SWAPCTRL_Bits.Spare */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQ */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQ */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQ */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.LBISTRES */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.LBISTRES */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.LBISTRES */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.PATTERNS */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.PATTERNS */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.PATTERNS */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.LBISTDONE */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.LBISTDONE */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.LBISTDONE */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.LBISTERRINJ */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.LBISTERRINJ */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.LBISTERRINJ */


/** \brief Length for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQRED */


/** \brief Mask for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQRED */


/** \brief Offset for Ifx_SCU_LBISTCTRL0_Bits.LBISTREQRED */


/** \brief Length for Ifx_SCU_LBISTCTRL1_Bits.SEED */


/** \brief Mask for Ifx_SCU_LBISTCTRL1_Bits.SEED */


/** \brief Offset for Ifx_SCU_LBISTCTRL1_Bits.SEED */


/** \brief Length for Ifx_SCU_LBISTCTRL1_Bits.SPLITSH */


/** \brief Mask for Ifx_SCU_LBISTCTRL1_Bits.SPLITSH */


/** \brief Offset for Ifx_SCU_LBISTCTRL1_Bits.SPLITSH */


/** \brief Length for Ifx_SCU_LBISTCTRL1_Bits.BODY */


/** \brief Mask for Ifx_SCU_LBISTCTRL1_Bits.BODY */


/** \brief Offset for Ifx_SCU_LBISTCTRL1_Bits.BODY */


/** \brief Length for Ifx_SCU_LBISTCTRL1_Bits.LBISTFREQU */


/** \brief Mask for Ifx_SCU_LBISTCTRL1_Bits.LBISTFREQU */


/** \brief Offset for Ifx_SCU_LBISTCTRL1_Bits.LBISTFREQU */


/** \brief Length for Ifx_SCU_LBISTCTRL2_Bits.LENGTH */


/** \brief Mask for Ifx_SCU_LBISTCTRL2_Bits.LENGTH */


/** \brief Offset for Ifx_SCU_LBISTCTRL2_Bits.LENGTH */


/** \brief Length for Ifx_SCU_LBISTCTRL3_Bits.SIGNATURE */


/** \brief Mask for Ifx_SCU_LBISTCTRL3_Bits.SIGNATURE */


/** \brief Offset for Ifx_SCU_LBISTCTRL3_Bits.SIGNATURE */


/** \brief Length for Ifx_SCU_STMEM1_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM1_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM1_Bits.MEM */


/** \brief Length for Ifx_SCU_STMEM2_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM2_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM2_Bits.MEM */


/** \brief Length for Ifx_SCU_PDISC_Bits.PDIS0 */


/** \brief Mask for Ifx_SCU_PDISC_Bits.PDIS0 */


/** \brief Offset for Ifx_SCU_PDISC_Bits.PDIS0 */


/** \brief Length for Ifx_SCU_PDISC_Bits.PDIS1 */


/** \brief Mask for Ifx_SCU_PDISC_Bits.PDIS1 */


/** \brief Offset for Ifx_SCU_PDISC_Bits.PDIS1 */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTOVEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTOVEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTOVEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTOVIEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTOVIEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTOVIEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTSTRT */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTSTRT */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTSTRT */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTSTP */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTSTP */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTSTP */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LJTCLR */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LJTCLR */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LJTCLR */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.SDSTEP */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.SDSTEP */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.SDSTEP */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTOVEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTOVEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTOVEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTOVIEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTOVIEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTOVIEN */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTSTRT */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTSTRT */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTSTRT */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTSTP */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTSTP */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTSTP */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.VDTCLR */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.VDTCLR */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.VDTCLR */


/** \brief Length for Ifx_SCU_PMTRCSR0_Bits.LPSLPEN */


/** \brief Mask for Ifx_SCU_PMTRCSR0_Bits.LPSLPEN */


/** \brief Offset for Ifx_SCU_PMTRCSR0_Bits.LPSLPEN */


/** \brief Length for Ifx_SCU_PMTRCSR1_Bits.LJTCV */


/** \brief Mask for Ifx_SCU_PMTRCSR1_Bits.LJTCV */


/** \brief Offset for Ifx_SCU_PMTRCSR1_Bits.LJTCV */


/** \brief Length for Ifx_SCU_PMTRCSR1_Bits.VDTCV */


/** \brief Mask for Ifx_SCU_PMTRCSR1_Bits.VDTCV */


/** \brief Offset for Ifx_SCU_PMTRCSR1_Bits.VDTCV */


/** \brief Length for Ifx_SCU_PMTRCSR2_Bits.LDJMPREQ */


/** \brief Mask for Ifx_SCU_PMTRCSR2_Bits.LDJMPREQ */


/** \brief Offset for Ifx_SCU_PMTRCSR2_Bits.LDJMPREQ */


/** \brief Length for Ifx_SCU_PMTRCSR2_Bits.LJTRUN */


/** \brief Mask for Ifx_SCU_PMTRCSR2_Bits.LJTRUN */


/** \brief Offset for Ifx_SCU_PMTRCSR2_Bits.LJTRUN */


/** \brief Length for Ifx_SCU_PMTRCSR2_Bits.LJTOV */


/** \brief Mask for Ifx_SCU_PMTRCSR2_Bits.LJTOV */


/** \brief Offset for Ifx_SCU_PMTRCSR2_Bits.LJTOV */


/** \brief Length for Ifx_SCU_PMTRCSR2_Bits.LJTOVCLR */


/** \brief Mask for Ifx_SCU_PMTRCSR2_Bits.LJTOVCLR */


/** \brief Offset for Ifx_SCU_PMTRCSR2_Bits.LJTOVCLR */


/** \brief Length for Ifx_SCU_PMTRCSR2_Bits.LJTCNT */


/** \brief Mask for Ifx_SCU_PMTRCSR2_Bits.LJTCNT */


/** \brief Offset for Ifx_SCU_PMTRCSR2_Bits.LJTCNT */


/** \brief Length for Ifx_SCU_PMTRCSR3_Bits.VDROOPREQ */


/** \brief Mask for Ifx_SCU_PMTRCSR3_Bits.VDROOPREQ */


/** \brief Offset for Ifx_SCU_PMTRCSR3_Bits.VDROOPREQ */


/** \brief Length for Ifx_SCU_PMTRCSR3_Bits.VDTRUN */


/** \brief Mask for Ifx_SCU_PMTRCSR3_Bits.VDTRUN */


/** \brief Offset for Ifx_SCU_PMTRCSR3_Bits.VDTRUN */


/** \brief Length for Ifx_SCU_PMTRCSR3_Bits.VDTOV */


/** \brief Mask for Ifx_SCU_PMTRCSR3_Bits.VDTOV */


/** \brief Offset for Ifx_SCU_PMTRCSR3_Bits.VDTOV */


/** \brief Length for Ifx_SCU_PMTRCSR3_Bits.VDTOVCLR */


/** \brief Mask for Ifx_SCU_PMTRCSR3_Bits.VDTOVCLR */


/** \brief Offset for Ifx_SCU_PMTRCSR3_Bits.VDTOVCLR */


/** \brief Length for Ifx_SCU_PMTRCSR3_Bits.VDTCNT */


/** \brief Mask for Ifx_SCU_PMTRCSR3_Bits.VDTCNT */


/** \brief Offset for Ifx_SCU_PMTRCSR3_Bits.VDTCNT */


/** \brief Length for Ifx_SCU_STMEM3_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM3_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM3_Bits.MEM */


/** \brief Length for Ifx_SCU_STMEM4_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM4_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM4_Bits.MEM */


/** \brief Length for Ifx_SCU_STMEM5_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM5_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM5_Bits.MEM */


/** \brief Length for Ifx_SCU_STMEM6_Bits.MEM */


/** \brief Mask for Ifx_SCU_STMEM6_Bits.MEM */


/** \brief Offset for Ifx_SCU_STMEM6_Bits.MEM */


/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN0 */


/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN0 */


/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN0 */


/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN1 */


/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN1 */


/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN1 */


/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN2 */


/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN2 */


/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN2 */


/** \brief Length for Ifx_SCU_OVCENABLE_Bits.OVEN3 */


/** \brief Mask for Ifx_SCU_OVCENABLE_Bits.OVEN3 */


/** \brief Offset for Ifx_SCU_OVCENABLE_Bits.OVEN3 */


/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL0 */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL0 */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL0 */


/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL1 */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL1 */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL1 */


/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL2 */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL2 */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL2 */


/** \brief Length for Ifx_SCU_OVCCON_Bits.CSEL3 */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.CSEL3 */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.CSEL3 */


/** \brief Length for Ifx_SCU_OVCCON_Bits.OVSTRT */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVSTRT */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVSTRT */


/** \brief Length for Ifx_SCU_OVCCON_Bits.OVSTP */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVSTP */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVSTP */


/** \brief Length for Ifx_SCU_OVCCON_Bits.DCINVAL */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.DCINVAL */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.DCINVAL */


/** \brief Length for Ifx_SCU_OVCCON_Bits.OVCONF */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.OVCONF */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.OVCONF */


/** \brief Length for Ifx_SCU_OVCCON_Bits.POVCONF */


/** \brief Mask for Ifx_SCU_OVCCON_Bits.POVCONF */


/** \brief Offset for Ifx_SCU_OVCCON_Bits.POVCONF */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ0A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ0A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ0A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ5A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ5A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ5A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ2A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ2A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ2A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ3A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ3A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ3A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ0C */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ0C */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ0C */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ1C */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ1C */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ1C */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ3C */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ3C */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ3C */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ2C */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ2C */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ2C */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ4A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ4A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ4A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ6A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ6A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ6A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ1A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ1A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ1A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ7A */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ7A */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ7A */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ6D */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ6D */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ6D */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ4D */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ4D */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ4D */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ2B */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ2B */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ2B */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ3B */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ3B */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ3B */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILRQ7C */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILRQ7C */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILRQ7C */


/** \brief Length for Ifx_SCU_EIFILT_Bits.FILTDIV */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.FILTDIV */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.FILTDIV */


/** \brief Length for Ifx_SCU_EIFILT_Bits.DEPTH */


/** \brief Mask for Ifx_SCU_EIFILT_Bits.DEPTH */


/** \brief Offset for Ifx_SCU_EIFILT_Bits.DEPTH */


/** \brief Length for Ifx_SCU_EICR_Bits.EXIS0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.EXIS0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.EXIS0 */


/** \brief Length for Ifx_SCU_EICR_Bits.FEN0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.FEN0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.FEN0 */


/** \brief Length for Ifx_SCU_EICR_Bits.REN0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.REN0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.REN0 */


/** \brief Length for Ifx_SCU_EICR_Bits.LDEN0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.LDEN0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.LDEN0 */


/** \brief Length for Ifx_SCU_EICR_Bits.EIEN0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.EIEN0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.EIEN0 */


/** \brief Length for Ifx_SCU_EICR_Bits.INP0 */


/** \brief Mask for Ifx_SCU_EICR_Bits.INP0 */


/** \brief Offset for Ifx_SCU_EICR_Bits.INP0 */


/** \brief Length for Ifx_SCU_EICR_Bits.EXIS1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.EXIS1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.EXIS1 */


/** \brief Length for Ifx_SCU_EICR_Bits.FEN1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.FEN1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.FEN1 */


/** \brief Length for Ifx_SCU_EICR_Bits.REN1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.REN1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.REN1 */


/** \brief Length for Ifx_SCU_EICR_Bits.LDEN1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.LDEN1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.LDEN1 */


/** \brief Length for Ifx_SCU_EICR_Bits.EIEN1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.EIEN1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.EIEN1 */


/** \brief Length for Ifx_SCU_EICR_Bits.INP1 */


/** \brief Mask for Ifx_SCU_EICR_Bits.INP1 */


/** \brief Offset for Ifx_SCU_EICR_Bits.INP1 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF0 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF0 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF0 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF1 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF1 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF1 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF2 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF2 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF2 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF3 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF3 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF3 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF4 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF4 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF4 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF5 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF5 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF5 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF6 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF6 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF6 */


/** \brief Length for Ifx_SCU_EIFR_Bits.INTF7 */


/** \brief Mask for Ifx_SCU_EIFR_Bits.INTF7 */


/** \brief Offset for Ifx_SCU_EIFR_Bits.INTF7 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS0 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS0 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS0 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS1 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS1 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS1 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS2 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS2 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS2 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS3 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS3 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS3 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS4 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS4 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS4 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS5 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS5 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS5 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS6 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS6 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS6 */


/** \brief Length for Ifx_SCU_FMR_Bits.FS7 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FS7 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FS7 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC0 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC0 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC0 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC1 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC1 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC1 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC2 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC2 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC2 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC3 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC3 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC3 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC4 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC4 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC4 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC5 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC5 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC5 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC6 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC6 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC6 */


/** \brief Length for Ifx_SCU_FMR_Bits.FC7 */


/** \brief Mask for Ifx_SCU_FMR_Bits.FC7 */


/** \brief Offset for Ifx_SCU_FMR_Bits.FC7 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR0 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR0 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR0 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR1 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR1 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR1 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR2 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR2 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR2 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR3 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR3 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR3 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR4 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR4 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR4 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR5 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR5 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR5 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR6 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR6 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR6 */


/** \brief Length for Ifx_SCU_PDRR_Bits.PDR7 */


/** \brief Mask for Ifx_SCU_PDRR_Bits.PDR7 */


/** \brief Offset for Ifx_SCU_PDRR_Bits.PDR7 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN00 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN00 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN00 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN01 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN01 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN01 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN02 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN02 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN02 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN03 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN03 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN03 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN04 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN04 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN04 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN05 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN05 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN05 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN06 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN06 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN06 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN07 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN07 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN07 */


/** \brief Length for Ifx_SCU_IGCR_Bits.GEEN0 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.GEEN0 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.GEEN0 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IGP0 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IGP0 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IGP0 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN10 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN10 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN10 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN11 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN11 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN11 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN12 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN12 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN12 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN13 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN13 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN13 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN14 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN14 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN14 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN15 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN15 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN15 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN16 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN16 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN16 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IPEN17 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IPEN17 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IPEN17 */


/** \brief Length for Ifx_SCU_IGCR_Bits.GEEN1 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.GEEN1 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.GEEN1 */


/** \brief Length for Ifx_SCU_IGCR_Bits.IGP1 */


/** \brief Mask for Ifx_SCU_IGCR_Bits.IGP1 */


/** \brief Offset for Ifx_SCU_IGCR_Bits.IGP1 */


/** \brief Length for Ifx_SCU_WDTCPU_CON0_Bits.ENDINIT */


/** \brief Mask for Ifx_SCU_WDTCPU_CON0_Bits.ENDINIT */


/** \brief Offset for Ifx_SCU_WDTCPU_CON0_Bits.ENDINIT */


/** \brief Length for Ifx_SCU_WDTCPU_CON0_Bits.LCK */


/** \brief Mask for Ifx_SCU_WDTCPU_CON0_Bits.LCK */


/** \brief Offset for Ifx_SCU_WDTCPU_CON0_Bits.LCK */


/** \brief Length for Ifx_SCU_WDTCPU_CON0_Bits.PW */


/** \brief Mask for Ifx_SCU_WDTCPU_CON0_Bits.PW */


/** \brief Offset for Ifx_SCU_WDTCPU_CON0_Bits.PW */


/** \brief Length for Ifx_SCU_WDTCPU_CON0_Bits.REL */


/** \brief Mask for Ifx_SCU_WDTCPU_CON0_Bits.REL */


/** \brief Offset for Ifx_SCU_WDTCPU_CON0_Bits.REL */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.IR0 */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.IR0 */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.IR0 */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.DR */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.DR */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.DR */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.IR1 */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.IR1 */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.IR1 */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.UR */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.UR */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.UR */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.PAR */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.PAR */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.PAR */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.TCR */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.TCR */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.TCR */


/** \brief Length for Ifx_SCU_WDTCPU_CON1_Bits.TCTR */


/** \brief Mask for Ifx_SCU_WDTCPU_CON1_Bits.TCTR */


/** \brief Offset for Ifx_SCU_WDTCPU_CON1_Bits.TCTR */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.AE */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.AE */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.AE */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.OE */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.OE */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.OE */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.IS0 */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.IS0 */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.IS0 */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.DS */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.DS */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.DS */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.TO */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.TO */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.TO */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.IS1 */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.IS1 */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.IS1 */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.US */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.US */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.US */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.PAS */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.PAS */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.PAS */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.TCS */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.TCS */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.TCS */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.TCT */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.TCT */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.TCT */


/** \brief Length for Ifx_SCU_WDTCPU_SR_Bits.TIM */


/** \brief Mask for Ifx_SCU_WDTCPU_SR_Bits.TIM */


/** \brief Offset for Ifx_SCU_WDTCPU_SR_Bits.TIM */


/** \brief Length for Ifx_SCU_EICON0_Bits.ENDINIT */


/** \brief Mask for Ifx_SCU_EICON0_Bits.ENDINIT */


/** \brief Offset for Ifx_SCU_EICON0_Bits.ENDINIT */


/** \brief Length for Ifx_SCU_EICON0_Bits.EPW */


/** \brief Mask for Ifx_SCU_EICON0_Bits.EPW */


/** \brief Offset for Ifx_SCU_EICON0_Bits.EPW */


/** \brief Length for Ifx_SCU_EICON0_Bits.REL */


/** \brief Mask for Ifx_SCU_EICON0_Bits.REL */


/** \brief Offset for Ifx_SCU_EICON0_Bits.REL */


/** \brief Length for Ifx_SCU_EICON1_Bits.IR0 */


/** \brief Mask for Ifx_SCU_EICON1_Bits.IR0 */


/** \brief Offset for Ifx_SCU_EICON1_Bits.IR0 */


/** \brief Length for Ifx_SCU_EICON1_Bits.DR */


/** \brief Mask for Ifx_SCU_EICON1_Bits.DR */


/** \brief Offset for Ifx_SCU_EICON1_Bits.DR */


/** \brief Length for Ifx_SCU_EICON1_Bits.IR1 */


/** \brief Mask for Ifx_SCU_EICON1_Bits.IR1 */


/** \brief Offset for Ifx_SCU_EICON1_Bits.IR1 */


/** \brief Length for Ifx_SCU_EISR_Bits.AE */


/** \brief Mask for Ifx_SCU_EISR_Bits.AE */


/** \brief Offset for Ifx_SCU_EISR_Bits.AE */


/** \brief Length for Ifx_SCU_EISR_Bits.OE */


/** \brief Mask for Ifx_SCU_EISR_Bits.OE */


/** \brief Offset for Ifx_SCU_EISR_Bits.OE */


/** \brief Length for Ifx_SCU_EISR_Bits.IS0 */


/** \brief Mask for Ifx_SCU_EISR_Bits.IS0 */


/** \brief Offset for Ifx_SCU_EISR_Bits.IS0 */


/** \brief Length for Ifx_SCU_EISR_Bits.DS */


/** \brief Mask for Ifx_SCU_EISR_Bits.DS */


/** \brief Offset for Ifx_SCU_EISR_Bits.DS */


/** \brief Length for Ifx_SCU_EISR_Bits.TO */


/** \brief Mask for Ifx_SCU_EISR_Bits.TO */


/** \brief Offset for Ifx_SCU_EISR_Bits.TO */


/** \brief Length for Ifx_SCU_EISR_Bits.IS1 */


/** \brief Mask for Ifx_SCU_EISR_Bits.IS1 */


/** \brief Offset for Ifx_SCU_EISR_Bits.IS1 */


/** \brief Length for Ifx_SCU_EISR_Bits.TIM */


/** \brief Mask for Ifx_SCU_EISR_Bits.TIM */


/** \brief Offset for Ifx_SCU_EISR_Bits.TIM */


/** \brief Length for Ifx_SCU_WDTS_CON0_Bits.ENDINIT */


/** \brief Mask for Ifx_SCU_WDTS_CON0_Bits.ENDINIT */


/** \brief Offset for Ifx_SCU_WDTS_CON0_Bits.ENDINIT */


/** \brief Length for Ifx_SCU_WDTS_CON0_Bits.LCK */


/** \brief Mask for Ifx_SCU_WDTS_CON0_Bits.LCK */


/** \brief Offset for Ifx_SCU_WDTS_CON0_Bits.LCK */


/** \brief Length for Ifx_SCU_WDTS_CON0_Bits.PW */


/** \brief Mask for Ifx_SCU_WDTS_CON0_Bits.PW */


/** \brief Offset for Ifx_SCU_WDTS_CON0_Bits.PW */


/** \brief Length for Ifx_SCU_WDTS_CON0_Bits.REL */


/** \brief Mask for Ifx_SCU_WDTS_CON0_Bits.REL */


/** \brief Offset for Ifx_SCU_WDTS_CON0_Bits.REL */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.CLRIRF */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.CLRIRF */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.CLRIRF */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.IR0 */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.IR0 */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.IR0 */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.DR */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.DR */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.DR */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.IR1 */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.IR1 */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.IR1 */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.UR */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.UR */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.UR */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.PAR */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.PAR */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.PAR */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.TCR */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.TCR */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.TCR */


/** \brief Length for Ifx_SCU_WDTS_CON1_Bits.TCTR */


/** \brief Mask for Ifx_SCU_WDTS_CON1_Bits.TCTR */


/** \brief Offset for Ifx_SCU_WDTS_CON1_Bits.TCTR */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.AE */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.AE */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.AE */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.OE */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.OE */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.OE */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.IS0 */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.IS0 */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.IS0 */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.DS */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.DS */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.DS */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.TO */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.TO */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.TO */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.IS1 */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.IS1 */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.IS1 */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.US */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.US */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.US */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.PAS */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.PAS */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.PAS */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.TCS */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.TCS */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.TCS */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.TCT */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.TCT */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.TCT */


/** \brief Length for Ifx_SCU_WDTS_SR_Bits.TIM */


/** \brief Mask for Ifx_SCU_WDTS_SR_Bits.TIM */


/** \brief Offset for Ifx_SCU_WDTS_SR_Bits.TIM */


/** \brief Length for Ifx_SCU_SEICON0_Bits.ENDINIT */


/** \brief Mask for Ifx_SCU_SEICON0_Bits.ENDINIT */


/** \brief Offset for Ifx_SCU_SEICON0_Bits.ENDINIT */


/** \brief Length for Ifx_SCU_SEICON0_Bits.EPW */


/** \brief Mask for Ifx_SCU_SEICON0_Bits.EPW */


/** \brief Offset for Ifx_SCU_SEICON0_Bits.EPW */


/** \brief Length for Ifx_SCU_SEICON0_Bits.REL */


/** \brief Mask for Ifx_SCU_SEICON0_Bits.REL */


/** \brief Offset for Ifx_SCU_SEICON0_Bits.REL */


/** \brief Length for Ifx_SCU_SEICON1_Bits.IR0 */


/** \brief Mask for Ifx_SCU_SEICON1_Bits.IR0 */


/** \brief Offset for Ifx_SCU_SEICON1_Bits.IR0 */


/** \brief Length for Ifx_SCU_SEICON1_Bits.DR */


/** \brief Mask for Ifx_SCU_SEICON1_Bits.DR */


/** \brief Offset for Ifx_SCU_SEICON1_Bits.DR */


/** \brief Length for Ifx_SCU_SEICON1_Bits.IR1 */


/** \brief Mask for Ifx_SCU_SEICON1_Bits.IR1 */


/** \brief Offset for Ifx_SCU_SEICON1_Bits.IR1 */


/** \brief Length for Ifx_SCU_SEISR_Bits.AE */


/** \brief Mask for Ifx_SCU_SEISR_Bits.AE */


/** \brief Offset for Ifx_SCU_SEISR_Bits.AE */


/** \brief Length for Ifx_SCU_SEISR_Bits.OE */


/** \brief Mask for Ifx_SCU_SEISR_Bits.OE */


/** \brief Offset for Ifx_SCU_SEISR_Bits.OE */


/** \brief Length for Ifx_SCU_SEISR_Bits.IS0 */


/** \brief Mask for Ifx_SCU_SEISR_Bits.IS0 */


/** \brief Offset for Ifx_SCU_SEISR_Bits.IS0 */


/** \brief Length for Ifx_SCU_SEISR_Bits.DS */


/** \brief Mask for Ifx_SCU_SEISR_Bits.DS */


/** \brief Offset for Ifx_SCU_SEISR_Bits.DS */


/** \brief Length for Ifx_SCU_SEISR_Bits.TO */


/** \brief Mask for Ifx_SCU_SEISR_Bits.TO */


/** \brief Offset for Ifx_SCU_SEISR_Bits.TO */


/** \brief Length for Ifx_SCU_SEISR_Bits.IS1 */


/** \brief Mask for Ifx_SCU_SEISR_Bits.IS1 */


/** \brief Offset for Ifx_SCU_SEISR_Bits.IS1 */


/** \brief Length for Ifx_SCU_SEISR_Bits.TIM */


/** \brief Mask for Ifx_SCU_SEISR_Bits.TIM */


/** \brief Offset for Ifx_SCU_SEISR_Bits.TIM */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN0 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN0 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN0 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN1 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN1 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN1 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN2 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN2 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN2 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN3 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN3 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN3 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN4 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN4 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN4 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN5 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN5 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN5 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN6 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN6 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN6 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN7 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN7 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN7 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN8 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN8 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN8 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN9 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN9 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN9 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN10 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN10 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN10 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN11 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN11 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN11 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN12 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN12 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN12 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN13 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN13 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN13 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN14 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN14 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN14 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN15 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN15 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN15 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN16 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN16 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN16 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN17 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN17 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN17 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN18 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN18 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN18 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN19 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN19 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN19 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN20 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN20 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN20 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN21 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN21 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN21 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN22 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN22 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN22 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN23 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN23 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN23 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN24 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN24 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN24 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN25 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN25 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN25 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN26 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN26 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN26 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN27 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN27 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN27 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN28 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN28 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN28 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN29 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN29 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN29 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN30 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN30 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN30 */


/** \brief Length for Ifx_SCU_ACCEN10_Bits.EN31 */


/** \brief Mask for Ifx_SCU_ACCEN10_Bits.EN31 */


/** \brief Offset for Ifx_SCU_ACCEN10_Bits.EN31 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN0 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN0 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN0 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN1 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN1 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN1 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN2 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN2 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN2 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN3 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN3 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN3 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN4 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN4 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN4 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN5 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN5 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN5 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN6 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN6 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN6 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN7 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN7 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN7 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN8 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN8 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN8 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN9 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN9 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN9 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN10 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN10 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN10 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN11 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN11 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN11 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN12 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN12 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN12 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN13 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN13 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN13 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN14 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN14 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN14 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN15 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN15 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN15 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN16 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN16 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN16 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN17 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN17 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN17 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN18 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN18 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN18 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN19 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN19 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN19 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN20 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN20 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN20 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN21 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN21 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN21 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN22 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN22 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN22 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN23 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN23 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN23 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN24 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN24 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN24 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN25 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN25 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN25 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN26 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN26 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN26 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN27 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN27 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN27 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN28 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN28 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN28 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN29 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN29 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN29 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN30 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN30 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN30 */


/** \brief Length for Ifx_SCU_ACCEN00_Bits.EN31 */


/** \brief Mask for Ifx_SCU_ACCEN00_Bits.EN31 */


/** \brief Offset for Ifx_SCU_ACCEN00_Bits.EN31 */


/** \}  */

/******************************************************************************/

/******************************************************************************/


#line 54 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\_Impl\\IfxScu_cfg.h"

/******************************************************************************/
/*                           Macro                                            */
/******************************************************************************/

























/*The following frequency is the PLL free running frequency */




/* By Default - external crystal is chosen as input */
/* This can be set to external clock input by user */





/* iLLD Configs from Master CFG file */
/*Utility macros for the configuration structure */





























/******************************************************************************/
/*                           Per PLL Config                                   */
/******************************************************************************/



















/***************************************************************************************************/
/*************************MACROS To Configure SYSPLL Steps******************************************/
/* These Macros are used to Configure different profiles of frequency jump from FOsc to Target Freq*/
/* This is Important for the current jump Control during Clock Throttling                          */
/***************************************************************************************************/



































































/***************************************************************************************************/
/*********************** SYSPLL CONFIGURATIONS *****************************************************/
/***************************************************************************************************/

/*******************************16MHz Oscillator Frequency******************************************/


/************** Target = 80MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 16MHz Crystal and 80MHz target (fDCO= 640)*/










/**** Macro for Pll step for profile with 16MHz Crystal and 80MHz target (fDCO= 640MHz)*/



/************** Target = 133MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 16MHz Crystal and 133MHz target (fDCO= 800)*/










/**** Macro for Pll step for profile with 16MHz Crystal and 133MHz target (fDCO= 800MHz)*/



/************** Target = 240MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 16MHz Crystal and 240MHz target (fDCO= 720)*/










/**** Macro for Pll step for profile with 16MHz Crystal and 240MHz target (fDCO= 720MHz)*/



/************** Target = 300MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 16MHz Crystal and 300MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 16MHz Crystal and 300MHz target (fDCO= 600MHz)*/



/*******************************20MHz Oscillator Frequency******************************************/


/************** Target = 200MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 20MHz Crystal and 200MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 20MHz Crystal and 200MHz target (fDCO= 600MHz)*/



/************** Target = 240MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 20MHz Crystal and 240MHz target (fDCO= 720)*/










/**** Macro for Pll step for profile with 20MHz Crystal and 240MHz target (fDCO= 720MHz)*/



/************** Target = 300MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 20MHz Crystal and 300MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 20MHz Crystal and 300MHz target (fDCO= 600MHz)*/



/*******************************25MHz Oscillator Frequency******************************************/


/************** Target = 200MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 25MHz Crystal and 200MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 25MHz Crystal and 200MHz target (fDCO= 600MHz)*/



/************** Target = 300MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 25MHz Crystal and 300MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 25MHz Crystal and 300MHz target (fDCO= 600MHz)*/



/*******************************40MHz Oscillator Frequency******************************************/


/************** Target = 200MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 40MHz Crystal and 200MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 40MHz Crystal and 200MHz target (fDCO= 600MHz)*/



/************** Target = 240MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 40MHz Crystal and 240MHz target (fDCO= 720)*/










/**** Macro for Pll step for profile with 40MHz Crystal and 240MHz target (fDCO= 720MHz)*/



/************** Target = 300MHz *****************/

 
/**** Macro for Initial Pll step, for profile with 40MHz Crystal and 300MHz target (fDCO= 600)*/










/**** Macro for Pll step for profile with 40MHz Crystal and 300MHz target (fDCO= 600MHz)*/



/***************************************************************************************************/
/*********************** PERPLL CONFIGURATIONS *****************************************************/
/***************************************************************************************************/

/*******************************16MHz Oscillator Frequency******************************************/


/************** Fpll1 = 320MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 16MHz Crystal and 320/200MHz target (fDCO= 640)*/





/************** Fpll1 = 160MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 16MHz Crystal and 160/200MHz target (fDCO= 640)*/





/*******************************20MHz Oscillator Frequency******************************************/


/************** Fpll1 = 320MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 20MHz Crystal and 320/200MHz target (fDCO= 640)*/





/************** Fpll1 = 160MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 20MHz Crystal and 160/200MHz target (fDCO= 640)*/





/*******************************25MHz Oscillator Frequency******************************************/


/************** Fpll1 = 160MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 25MHz Crystal and 160/200MHz target (fDCO= 800)*/





/*******************************40MHz Oscillator Frequency******************************************/


/************** Fpll1 = 320MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 40MHz Crystal and 320/200MHz target (fDCO= 640)*/





/************** Fpll1 = 160MHz, Fpll2 = 200MHz *****************/


/** \brief Macro for Initial Pll step, for profile with 40MHz Crystal and 160/200MHz target (fDCO= 640)*/





/***************************** Final Macro Setting for PLL ****************************************/




/****************** initial step configuration definitions ******************************/
/*macro for sys pll initial step configuration */




/*macro for per pll initial step configuration */




/*macro for wait at initial step configuration */




/*macro for sys pll initial step configuration */











/***************************************************************************************************/
/*********************** DIVIDER CONFIGURATIONS ****************************************************/
/***************************************************************************************************/

/**************** DIVIDERS DEPENDING ON FSource0 (Fpll0) *******************************************/

/**************** Fsource = Fpll0 = 80MHz **********************************************************/

/************** CCUCON0 : STMDIV  (Output : fSTM)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON0 : GTMDIV  (Output : fGTM)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON0 : SRIDIV  (Output : fSRI)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON0 : SPBDIV  (Output : fSPB)**************/
/* Target = 40 MHz AND Source = Fsource0 */




/************** CCUCON0 : BBBDIV  (Output : fBBB)**************/
/* Target = 40 MHz AND Source = Fsource0 */




/************** CCUCON0 : FSIDIV  (Output : fFSI)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON0 : FSI2DIV  (Output : fFSI2)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON5 : GETHDIV  (Output : fGETH)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON5 : MCANHDIV  (Output : fMCANH)**************/
/* Target = 40 MHz AND Source = Fsource0 */




/************** CCUCON6 : CPU0DIV  (Output : fCPU0)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON7 : CPU1DIV  (Output : fCPU1)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON8 : CPU2DIV  (Output : fCPU2)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON9 : CPU3DIV  (Output : fCPU3)**************/
/* Target = 80 MHz AND Source = Fsri */




/**************** Fsource = Fpll0 = 133MHz **********************************************************/

/************** CCUCON0 : STMDIV  (Output : fSTM)**************/
/* Target = 66.5 MHz AND Source = Fsource0 */




/************** CCUCON0 : GTMDIV  (Output : fGTM)**************/
/* Target = 133 MHz AND Source = Fsource0 */




/************** CCUCON0 : SRIDIV  (Output : fSRI)**************/
/* Target = 133 MHz AND Source = Fsource0 */




/************** CCUCON0 : SPBDIV  (Output : fSPB)**************/
/* Target = 66.5 MHz AND Source = Fsource0 */




/************** CCUCON0 : BBBDIV  (Output : fBBB)**************/
/* Target = 66.5 MHz AND Source = Fsource0 */




/************** CCUCON0 : FSIDIV  (Output : fFSI)**************/
/* Target = 66.5 MHz AND Source = Fsri */




/************** CCUCON0 : FSI2DIV  (Output : fFSI2)**************/
/* Target = 133 MHz AND Source = Fsri */




/************** CCUCON5 : GETHDIV  (Output : fGETH)**************/
/* Target = 133 MHz AND Source = Fsource0 */




/************** CCUCON5 : MCANHDIV  (Output : fMCANH)**************/
/* Target = 66.5 MHz AND Source = Fsource0 */




/************** CCUCON6 : CPU0DIV  (Output : fCPU0)**************/
/* Target = 133 MHz AND Source = Fsri */




/************** CCUCON7 : CPU1DIV  (Output : fCPU1)**************/
/* Target = 133 MHz AND Source = Fsri */




/************** CCUCON8 : CPU2DIV  (Output : fCPU2)**************/
/* Target = 133 MHz AND Source = Fsri */




/************** CCUCON9 : CPU3DIV  (Output : fCPU3)**************/
/* Target = 133 MHz AND Source = Fsri */




/**************** Fsource = Fpll0 = 200MHz **********************************************************/

/************** CCUCON0 : STMDIV  (Output : fSTM)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON0 : GTMDIV  (Output : fGTM)**************/
/* Target = 200 MHz AND Source = Fsource0 */




/************** CCUCON0 : SRIDIV  (Output : fSRI)**************/
/* Target = 200 MHz AND Source = Fsource0 */




/************** CCUCON0 : SPBDIV  (Output : fSPB)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON0 : BBBDIV  (Output : fBBB)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON0 : FSIDIV  (Output : fFSI)**************/
/* Target = 100 MHz AND Source = Fsri */




/************** CCUCON0 : FSI2DIV  (Output : fFSI2)**************/
/* Target = 200 MHz AND Source = Fsri */




/************** CCUCON5 : GETHDIV  (Output : fGETH)**************/
/* Target = 200 MHz AND Source = Fsource0 */




/************** CCUCON5 : MCANHDIV  (Output : fMCANH)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON6 : CPU0DIV  (Output : fCPU0)**************/
/* Target = 200 MHz AND Source = Fsri */




/************** CCUCON7 : CPU1DIV  (Output : fCPU1)**************/
/* Target = 200 MHz AND Source = Fsri */




/************** CCUCON8 : CPU2DIV  (Output : fCPU2)**************/
/* Target = 200 MHz AND Source = Fsri */




/************** CCUCON9 : CPU3DIV  (Output : fCPU3)**************/
/* Target = 200 MHz AND Source = Fsri */




/**************** Fsource = Fpll0 = 240MHz **********************************************************/

/************** CCUCON0 : STMDIV  (Output : fSTM)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON0 : GTMDIV  (Output : fGTM)**************/
/* Target = 200 MHz AND Source = Fsource0 */




/************** CCUCON0 : SRIDIV  (Output : fSRI)**************/
/* Target = 240 MHz AND Source = Fsource0 */




/************** CCUCON0 : SPBDIV  (Output : fSPB)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON0 : BBBDIV  (Output : fBBB)**************/
/* Target = 120 MHz AND Source = Fsource0 */




/************** CCUCON0 : FSIDIV  (Output : fFSI)**************/
/* Target = 80 MHz AND Source = Fsri */




/************** CCUCON0 : FSI2DIV  (Output : fFSI2)**************/
/* Target = 240 MHz AND Source = Fsri */




/************** CCUCON5 : GETHDIV  (Output : fGETH)**************/
/* Target = 120 MHz AND Source = Fsource0 */




/************** CCUCON5 : MCANHDIV  (Output : fMCANH)**************/
/* Target = 80 MHz AND Source = Fsource0 */




/************** CCUCON6 : CPU0DIV  (Output : fCPU0)**************/
/* Target = 240 MHz AND Source = Fsri */




/************** CCUCON7 : CPU1DIV  (Output : fCPU1)**************/
/* Target = 240 MHz AND Source = Fsri */




/************** CCUCON8 : CPU2DIV  (Output : fCPU2)**************/
/* Target = 240 MHz AND Source = Fsri */




/************** CCUCON9 : CPU3DIV  (Output : fCPU3)**************/
/* Target = 240 MHz AND Source = Fsri */




/**************** Fsource = Fpll0 = 300MHz **********************************************************/

/************** CCUCON0 : STMDIV  (Output : fSTM)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON0 : GTMDIV  (Output : fGTM)**************/
/* Target = 200 MHz AND Source = Fsource0 */




/************** CCUCON0 : SRIDIV  (Output : fSRI)**************/
/* Target = 300 MHz AND Source = Fsource0 */




/************** CCUCON0 : SPBDIV  (Output : fSPB)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON0 : BBBDIV  (Output : fBBB)**************/
/* Target = 150 MHz AND Source = Fsource0 */




/************** CCUCON0 : FSIDIV  (Output : fFSI)**************/
/* Target = 100 MHz AND Source = Fsri */




/************** CCUCON0 : FSI2DIV  (Output : fFSI2)**************/
/* Target = 300 MHz AND Source = Fsri */




/************** CCUCON5 : GETHDIV  (Output : fGETH)**************/
/* Target = 150 MHz AND Source = Fsource0 */




/************** CCUCON5 : MCANHDIV  (Output : fMCANH)**************/
/* Target = 100 MHz AND Source = Fsource0 */




/************** CCUCON6 : CPU0DIV  (Output : fCPU0)**************/
/* Target = 300 MHz AND Source = Fsri */




/************** CCUCON7 : CPU1DIV  (Output : fCPU1)**************/
/* Target = 300 MHz AND Source = Fsri */




/************** CCUCON8 : CPU2DIV  (Output : fCPU2)**************/
/* Target = 300 MHz AND Source = Fsri */




/************** CCUCON9 : CPU3DIV  (Output : fCPU3)**************/
/* Target = 300 MHz AND Source = Fsri */




/**************** DIVIDERS DEPENDING ON FSource1,2 (Fpll1_Fpll2) ***********************************/

/**************** Fpll1 = 320MHz, Fpll2 = 200MHz ***************************************************/

/************** CCUCON1 : MCANDIV  (Output : fMCAN)**************/
/* Target = 80 MHz AND Source = Fsource1 */




/************** CCUCON1 : CLKSELMCAN  (Output : fMCANI)**************/
/* Target = Fmcani MHz AND Source = Fmcani/Fosc0 */




/************** CCUCON1 : PLL1DIVDIS  (Output : fsource1)**************/
/* Target = Fpll1by2 MHz AND Source = Fpll1 */




/************** CCUCON1 : I2CDIV  (Output : fI2C)**************/
/* Target = 100 MHz AND Source = Fsource2 */




/************** CCUCON1 : MSCDIV  (Output : fMSC)**************/
/* Target = 160 MHz AND Source = Fsource2 */




/************** CCUCON1 : CLKSELMSC  (Output : fSOURCEMSC)**************/
/* Target = Fsource1 MHz AND Source = Fsource1/Fsource2 */




/************** CCUCON1 : QSPIDIV  (Output : fQSPI)**************/
/* Target = 200 MHz AND Source = Fsource2 */




/************** CCUCON1 : CLKSELQSPI  (Output : fSOURCESPI)**************/
/* Target = Fsource2 MHz AND Source = Fsource1/Fsource2 */




/************** CCUCON2 : ASCLINFDIV  (Output : fASCLINF)**************/
/* Target = 200 MHz AND Source = Fsource2 */




/************** CCUCON2 : ASCLINSDIV  (Output : fASCLINSI)**************/
/* Target = 80 MHz AND Source = Fsource1 */




/************** CCUCON2 : CLKSELASCLINS  (Output : fASCLINS)**************/
/* Target = Fasclinsi MHz AND Source = Fasclinsi/Fosc0 */




/**************** Fpll1 = 160MHz, Fpll2 = 200MHz ***************************************************/

/************** CCUCON1 : MCANDIV  (Output : fMCAN)**************/
/* Target = 80 MHz AND Source = Fsource1 */




/************** CCUCON1 : CLKSELMCAN  (Output : fMCANI)**************/
/* Target = Fmcani MHz AND Source = Fmcani/Fosc0 */




/************** CCUCON1 : PLL1DIVDIS  (Output : fsource1)**************/
/* Target = Fpll1by2 MHz AND Source = Fpll1 */




/************** CCUCON1 : I2CDIV  (Output : fI2C)**************/
/* Target = 100 MHz AND Source = Fsource2 */




/************** CCUCON1 : MSCDIV  (Output : fMSC)**************/
/* Target = 80 MHz AND Source = Fsource2 */




/************** CCUCON1 : CLKSELMSC  (Output : fSOURCEMSC)**************/
/* Target = Fsource1 MHz AND Source = Fsource1/Fsource2 */




/************** CCUCON1 : QSPIDIV  (Output : fQSPI)**************/
/* Target = 200 MHz AND Source = Fsource2 */




/************** CCUCON1 : CLKSELQSPI  (Output : fSOURCESPI)**************/
/* Target = Fsource2 MHz AND Source = Fsource1/Fsource2 */




/************** CCUCON2 : ASCLINFDIV  (Output : fASCLINF)**************/
/* Target = 200 MHz AND Source = Fsource2 */




/************** CCUCON2 : ASCLINSDIV  (Output : fASCLINSI)**************/
/* Target = 80 MHz AND Source = Fsource1 */




/************** CCUCON2 : CLKSELASCLINS  (Output : fASCLINS)**************/
/* Target = Fasclinsi MHz AND Source = Fasclinsi/Fosc0 */




/***************************************************************************************************/
/*********************** REGISTER DEFAULT VALUES ***************************************************/
/***************************************************************************************************/

/************************** CCUCON0 **************************/
























/************************** CCUCON1 **************************/


























/************************** CCUCON2 **************************/
















/************************** CCUCON5 **************************/














/************************** CCUCON6 **************************/












/************************** CCUCON7 **************************/












/************************** CCUCON8 **************************/












/************************** CCUCON9 **************************/












/**************** Final Clock Distribution ******************/














/** \brief Macros to configure FLASH.FCON registers */












/******************************************************************************/
/*---------------------------LBIST Config Macros------------------------------*/
/******************************************************************************/
































/******************************************************************************/
/*                           Enum                                             */
/******************************************************************************/
/** Clock selection  */
typedef enum
{
    IfxScu_CCUCON0_CLKSEL_fBack = 0,
    IfxScu_CCUCON0_CLKSEL_fPll  = 1
} IfxScu_CCUCON0_CLKSEL;

/** Input frequency request control */
typedef enum
{
    IfxScu_WDTCON1_IR_divBy16384 = 0,
    IfxScu_WDTCON1_IR_divBy256   = 1,
    IfxScu_WDTCON1_IR_divBy64    = 2
} IfxScu_WDTCON1_IR;

typedef enum
{
    IfxScu_PMCSR_REQSLP_Run   = 0U, /* 00 Request CPU Run Mode */
    IfxScu_PMCSR_REQSLP_Idle  = 1U, /* 01 Request CPU Idle Mode */
    IfxScu_PMCSR_REQSLP_Sleep = 2U, /* 10 Request CPU System Sleep Mode */
    IfxScu_PMCSR_REQSLP_Stby  = 3U  /* 11 Request System Standby Mode */
} IfxScu_PMCSR_REQSLP;

/******************************************************************************/


#line 64 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.h"


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxScu_reg.h"
/**
 * \file IfxScu_reg.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Scu_Registers_Cfg Scu address
 * \ingroup IfxSfr_Scu_Registers
 * 
 * \defgroup IfxSfr_Scu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Scu_Registers_Cfg
 *
 * \defgroup IfxSfr_Scu_Registers_Cfg_Scu 2-SCU
 * \ingroup IfxSfr_Scu_Registers_Cfg
 *
 *
 */


/******************************************************************************/

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxScu_regdef.h"
/**
 * \file IfxScu_regdef.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: TC38XA_UM_V1.5.0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Scu_Registers Scu Registers
 * \ingroup IfxSfr
 * 
 * \defgroup IfxSfr_Scu_Registers_Bitfields Bitfields
 * \ingroup IfxSfr_Scu_Registers
 * 
 * \defgroup IfxSfr_Scu_Registers_union Register unions
 * \ingroup IfxSfr_Scu_Registers
 * 
 * \defgroup IfxSfr_Scu_Registers_struct Memory map
 * \ingroup IfxSfr_Scu_Registers
 */


/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/******************************************************************************/


/** \addtogroup IfxSfr_Scu_Registers_Bitfields
 * \{  */
/** \brief Access Enable Register 00 */
typedef struct _Ifx_SCU_ACCEN00_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_SCU_ACCEN00_Bits;

/** \brief Access Enable Register 01 */
typedef struct _Ifx_SCU_ACCEN01_Bits
{
    Ifx_UReg_32Bit reserved_0:32;     /**< \brief [31:0] \internal Reserved */
} Ifx_SCU_ACCEN01_Bits;

/** \brief Access Enable Register 10 */
typedef struct _Ifx_SCU_ACCEN10_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] Access Enable for Master TAG ID 0 - EN0 (rw) */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [1:1] Access Enable for Master TAG ID 1 - EN1 (rw) */
    Ifx_UReg_32Bit EN2:1;             /**< \brief [2:2] Access Enable for Master TAG ID 2 - EN2 (rw) */
    Ifx_UReg_32Bit EN3:1;             /**< \brief [3:3] Access Enable for Master TAG ID 3 - EN3 (rw) */
    Ifx_UReg_32Bit EN4:1;             /**< \brief [4:4] Access Enable for Master TAG ID 4 - EN4 (rw) */
    Ifx_UReg_32Bit EN5:1;             /**< \brief [5:5] Access Enable for Master TAG ID 5 - EN5 (rw) */
    Ifx_UReg_32Bit EN6:1;             /**< \brief [6:6] Access Enable for Master TAG ID 6 - EN6 (rw) */
    Ifx_UReg_32Bit EN7:1;             /**< \brief [7:7] Access Enable for Master TAG ID 7 - EN7 (rw) */
    Ifx_UReg_32Bit EN8:1;             /**< \brief [8:8] Access Enable for Master TAG ID 8 - EN8 (rw) */
    Ifx_UReg_32Bit EN9:1;             /**< \brief [9:9] Access Enable for Master TAG ID 9 - EN9 (rw) */
    Ifx_UReg_32Bit EN10:1;            /**< \brief [10:10] Access Enable for Master TAG ID 10 - EN10 (rw) */
    Ifx_UReg_32Bit EN11:1;            /**< \brief [11:11] Access Enable for Master TAG ID 11 - EN11 (rw) */
    Ifx_UReg_32Bit EN12:1;            /**< \brief [12:12] Access Enable for Master TAG ID 12 - EN12 (rw) */
    Ifx_UReg_32Bit EN13:1;            /**< \brief [13:13] Access Enable for Master TAG ID 13 - EN13 (rw) */
    Ifx_UReg_32Bit EN14:1;            /**< \brief [14:14] Access Enable for Master TAG ID 14 - EN14 (rw) */
    Ifx_UReg_32Bit EN15:1;            /**< \brief [15:15] Access Enable for Master TAG ID 15 - EN15 (rw) */
    Ifx_UReg_32Bit EN16:1;            /**< \brief [16:16] Access Enable for Master TAG ID 16 - EN16 (rw) */
    Ifx_UReg_32Bit EN17:1;            /**< \brief [17:17] Access Enable for Master TAG ID 17 - EN17 (rw) */
    Ifx_UReg_32Bit EN18:1;            /**< \brief [18:18] Access Enable for Master TAG ID 18 - EN18 (rw) */
    Ifx_UReg_32Bit EN19:1;            /**< \brief [19:19] Access Enable for Master TAG ID 19 - EN19 (rw) */
    Ifx_UReg_32Bit EN20:1;            /**< \brief [20:20] Access Enable for Master TAG ID 20 - EN20 (rw) */
    Ifx_UReg_32Bit EN21:1;            /**< \brief [21:21] Access Enable for Master TAG ID 21 - EN21 (rw) */
    Ifx_UReg_32Bit EN22:1;            /**< \brief [22:22] Access Enable for Master TAG ID 22 - EN22 (rw) */
    Ifx_UReg_32Bit EN23:1;            /**< \brief [23:23] Access Enable for Master TAG ID 23 - EN23 (rw) */
    Ifx_UReg_32Bit EN24:1;            /**< \brief [24:24] Access Enable for Master TAG ID 24 - EN24 (rw) */
    Ifx_UReg_32Bit EN25:1;            /**< \brief [25:25] Access Enable for Master TAG ID 25 - EN25 (rw) */
    Ifx_UReg_32Bit EN26:1;            /**< \brief [26:26] Access Enable for Master TAG ID 26 - EN26 (rw) */
    Ifx_UReg_32Bit EN27:1;            /**< \brief [27:27] Access Enable for Master TAG ID 27 - EN27 (rw) */
    Ifx_UReg_32Bit EN28:1;            /**< \brief [28:28] Access Enable for Master TAG ID 28 - EN28 (rw) */
    Ifx_UReg_32Bit EN29:1;            /**< \brief [29:29] Access Enable for Master TAG ID 29 - EN29 (rw) */
    Ifx_UReg_32Bit EN30:1;            /**< \brief [30:30] Access Enable for Master TAG ID 30 - EN30 (rw) */
    Ifx_UReg_32Bit EN31:1;            /**< \brief [31:31] Access Enable for Master TAG ID 31 - EN31 (rw) */
} Ifx_SCU_ACCEN10_Bits;

/** \brief Access Enable Register 11 */
typedef struct _Ifx_SCU_ACCEN11_Bits
{
    Ifx_UReg_32Bit reserved_0:32;     /**< \brief [31:0] \internal Reserved */
} Ifx_SCU_ACCEN11_Bits;

/** \brief Application Reset Disable Register */
typedef struct _Ifx_SCU_ARSTDIS_Bits
{
    Ifx_UReg_32Bit STM0DIS:1;         /**< \brief [0:0] STM0 Disable Reset - STM0DIS (rw) */
    Ifx_UReg_32Bit STM1DIS:1;         /**< \brief [1:1] STM1 Disable Reset - STM1DIS (rw) */
    Ifx_UReg_32Bit STM2DIS:1;         /**< \brief [2:2] STM2 Disable Reset - STM2DIS (rw) */
    Ifx_UReg_32Bit STM3DIS:1;         /**< \brief [3:3] STM3 Disable Reset - STM3DIS (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_SCU_ARSTDIS_Bits;

/** \brief CCU Clock Control Register 0 */
typedef struct _Ifx_SCU_CCUCON0_Bits
{
    Ifx_UReg_32Bit STMDIV:4;          /**< \brief [3:0] STM Divider Reload Value - STMDIV (rw) */
    Ifx_UReg_32Bit GTMDIV:4;          /**< \brief [7:4] GTM Divider Reload Value - GTMDIV (rw) */
    Ifx_UReg_32Bit SRIDIV:4;          /**< \brief [11:8] SRI Divider Reload Value - SRIDIV (rw) */
    Ifx_UReg_32Bit LPDIV:3;           /**< \brief [14:12] Low Power Divider Reload Value - LPDIV (rw) */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit SPBDIV:4;          /**< \brief [19:16] SPB Divider Reload Value - SPBDIV (rw) */
    Ifx_UReg_32Bit BBBDIV:4;          /**< \brief [23:20] BBB Divider Reload Value - BBBDIV (rw) */
    Ifx_UReg_32Bit FSIDIV:2;          /**< \brief [25:24] FSI Divider Reload Value - FSIDIV (rw) */
    Ifx_UReg_32Bit FSI2DIV:2;         /**< \brief [27:26] FSI2 Divider Reload Value - FSI2DIV (rw) */
    Ifx_UReg_32Bit CLKSEL:2;          /**< \brief [29:28] Clock Selection for Source - CLKSEL (rwh) */
    Ifx_UReg_32Bit UP:1;              /**< \brief [30:30] Update Request - UP (w) */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON0_Bits;

/** \brief CCU Clock Control Register 1 */
typedef struct _Ifx_SCU_CCUCON1_Bits
{
    Ifx_UReg_32Bit MCANDIV:4;         /**< \brief [3:0] MCAN Divider Reload Value - MCANDIV (rw) */
    Ifx_UReg_32Bit CLKSELMCAN:2;      /**< \brief [5:4] Clock Selection for MCAN - CLKSELMCAN (rw) */
    Ifx_UReg_32Bit reserved_6:1;      /**< \brief [6:6] \internal Reserved */
    Ifx_UReg_32Bit PLL1DIVDIS:1;      /**< \brief [7:7] Divider Disable for fPLL1 - PLL1DIVDIS (rw) */
    Ifx_UReg_32Bit I2CDIV:4;          /**< \brief [11:8] I2C Divider Reload Value - I2CDIV (rw) */
    Ifx_UReg_32Bit reserved_12:4;     /**< \brief [15:12] \internal Reserved */
    Ifx_UReg_32Bit MSCDIV:4;          /**< \brief [19:16] MSC Divider Reload Value - MSCDIV (rw) */
    Ifx_UReg_32Bit CLKSELMSC:2;       /**< \brief [21:20] Clock Selection for MSC - CLKSELMSC (rw) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit QSPIDIV:4;         /**< \brief [27:24] QSPI Divider Reload Value - QSPIDIV (rw) */
    Ifx_UReg_32Bit CLKSELQSPI:2;      /**< \brief [29:28] Clock Selection for QSPI - CLKSELQSPI (rw) */
    Ifx_UReg_32Bit reserved_30:1;     /**< \brief [30:30] \internal Reserved */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON1_Bits;

/** \brief CCU Clock Control Register 2 */
typedef struct _Ifx_SCU_CCUCON2_Bits
{
    Ifx_UReg_32Bit ASCLINFDIV:4;      /**< \brief [3:0] ASCLIN Fast Divider Reload Value - ASCLINFDIV (rw) */
    Ifx_UReg_32Bit reserved_4:4;      /**< \brief [7:4] \internal Reserved */
    Ifx_UReg_32Bit ASCLINSDIV:4;      /**< \brief [11:8] ASCLIN Slow Divider Reload Value - ASCLINSDIV (rw) */
    Ifx_UReg_32Bit CLKSELASCLINS:2;    /**< \brief [13:12] Clock Selection for ASCLINS - CLKSELASCLINS (rw) */
    Ifx_UReg_32Bit reserved_14:10;    /**< \brief [23:14] \internal Reserved */
    Ifx_UReg_32Bit reserved_24:1;     /**< \brief [24:24] \internal Reserved */
    Ifx_UReg_32Bit ERAYPERON:1;       /**< \brief [25:25] Power Safe SwitchOff for ERAY Clock - ERAYPERON (rw) */
    Ifx_UReg_32Bit reserved_26:1;     /**< \brief [26:26] \internal Reserved */
    Ifx_UReg_32Bit reserved_27:4;     /**< \brief [30:27] \internal Reserved */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON2_Bits;

/** \brief CCU Clock Control Register 3 */
typedef struct _Ifx_SCU_CCUCON3_Bits
{
    Ifx_UReg_32Bit PLL0MONEN:1;       /**< \brief [0:0] PLL0 Clock Monitor Enable - PLL0MONEN (rw) */
    Ifx_UReg_32Bit PLL1MONEN:1;       /**< \brief [1:1] PLL1 Clock Monitor Enable - PLL1MONEN (rw) */
    Ifx_UReg_32Bit PLL2MONEN:1;       /**< \brief [2:2] PLL2 Clock Monitor Enable - PLL2MONEN (rw) */
    Ifx_UReg_32Bit SPBMONEN:1;        /**< \brief [3:3] SPB Clock Monitor Enable - SPBMONEN (rw) */
    Ifx_UReg_32Bit BACKMONEN:1;       /**< \brief [4:4] Backup Clock Monitor Enable - BACKMONEN (rw) */
    Ifx_UReg_32Bit reserved_5:3;      /**< \brief [7:5] \internal Reserved */
    Ifx_UReg_32Bit PLL0MONTST:1;      /**< \brief [8:8] PLL0 Clock Monitor Test - PLL0MONTST (rw) */
    Ifx_UReg_32Bit PLL1MONTST:1;      /**< \brief [9:9] PLL1 Clock Monitor Test - PLL1MONTST (rw) */
    Ifx_UReg_32Bit PLL2MONTST:1;      /**< \brief [10:10] PLL2 Clock Monitor Test - PLL2MONTST (rw) */
    Ifx_UReg_32Bit SPBMONTST:1;       /**< \brief [11:11] SPB Clock Monitor Test - SPBMONTST (rw) */
    Ifx_UReg_32Bit BACKMONTST:1;      /**< \brief [12:12] Backup Clock Monitor Test - BACKMONTST (rw) */
    Ifx_UReg_32Bit reserved_13:11;    /**< \brief [23:13] \internal Reserved */
    Ifx_UReg_32Bit reserved_24:6;     /**< \brief [29:24] \internal Reserved */
    Ifx_UReg_32Bit UP:1;              /**< \brief [30:30] Update Request - UP (w) */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON3_Bits;

/** \brief CCU Clock Control Register 4 */
typedef struct _Ifx_SCU_CCUCON4_Bits
{
    Ifx_UReg_32Bit LOTHR:12;          /**< \brief [11:0] Backup Clock Monitor Lower Threshold - LOTHR (rw) */
    Ifx_UReg_32Bit UPTHR:12;          /**< \brief [23:12] Backup Clock Monitor Upper Threshold - UPTHR (rw) */
    Ifx_UReg_32Bit MONEN:1;           /**< \brief [24:24] Backup Clock Monitor Enable - MONEN (rw) */
    Ifx_UReg_32Bit MONTST:1;          /**< \brief [25:25] Backup Clock Monitor Test - MONTST (rw) */
    Ifx_UReg_32Bit reserved_26:4;     /**< \brief [29:26] \internal Reserved */
    Ifx_UReg_32Bit UP:1;              /**< \brief [30:30] Update Request - UP (w) */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON4_Bits;

/** \brief CCU Clock Control Register 5 */
typedef struct _Ifx_SCU_CCUCON5_Bits
{
    Ifx_UReg_32Bit GETHDIV:4;         /**< \brief [3:0] GETH Divider Reload Value - GETHDIV (rw) */
    Ifx_UReg_32Bit MCANHDIV:4;        /**< \brief [7:4] MCANH Divider Reload Value - MCANHDIV (rw) */
    Ifx_UReg_32Bit reserved_8:4;      /**< \brief [11:8] \internal Reserved */
    Ifx_UReg_32Bit reserved_12:18;    /**< \brief [29:12] \internal Reserved */
    Ifx_UReg_32Bit UP:1;              /**< \brief [30:30] Update Request - UP (w) */
    Ifx_UReg_32Bit LCK:1;             /**< \brief [31:31] Lock Status - LCK (rh) */
} Ifx_SCU_CCUCON5_Bits;

/** \brief CCU Clock Control Register 6 */
typedef struct _Ifx_SCU_CCUCON6_Bits
{
    Ifx_UReg_32Bit CPU0DIV:6;         /**< \brief [5:0] CPU0 Divider Reload Value - CPU0DIV (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_CCUCON6_Bits;

/** \brief CCU Clock Control Register 7 */
typedef struct _Ifx_SCU_CCUCON7_Bits
{
    Ifx_UReg_32Bit CPU1DIV:6;         /**< \brief [5:0] CPU1 Divider Reload Value - CPU1DIV (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_CCUCON7_Bits;

/** \brief CCU Clock Control Register 8 */
typedef struct _Ifx_SCU_CCUCON8_Bits
{
    Ifx_UReg_32Bit CPU2DIV:6;         /**< \brief [5:0] CPU2 Divider Reload Value - CPU2DIV (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_CCUCON8_Bits;

/** \brief CCU Clock Control Register 9 */
typedef struct _Ifx_SCU_CCUCON9_Bits
{
    Ifx_UReg_32Bit CPU3DIV:6;         /**< \brief [5:0] CPU3 Divider Reload Value - CPU3DIV (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_CCUCON9_Bits;

/** \brief Chip Identification Register */
typedef struct _Ifx_SCU_CHIPID_Bits
{
    Ifx_UReg_32Bit CHREV:6;           /**< \brief [5:0] Chip Revision Number - CHREV (r) */
    Ifx_UReg_32Bit CHTEC:2;           /**< \brief [7:6] Chip Family - CHTEC (r) */
    Ifx_UReg_32Bit CHPK:4;            /**< \brief [11:8] Chip Package - CHPK (rw) */
    Ifx_UReg_32Bit CHID:4;            /**< \brief [15:12] Chip Product - CHID (rw) */
    Ifx_UReg_32Bit EEA:1;             /**< \brief [16:16] Emulation or ADAS Extension Available - EEA (rh) */
    Ifx_UReg_32Bit UCODE:7;           /**< \brief [23:17] \xb5Code Version - UCODE (rw) */
    Ifx_UReg_32Bit FSIZE:4;           /**< \brief [27:24] Program Flash Size - FSIZE (rw) */
    Ifx_UReg_32Bit VART:3;            /**< \brief [30:28] Variant - VART (rw) */
    Ifx_UReg_32Bit SEC:1;             /**< \brief [31:31] Security Device Available - SEC (rw) */
} Ifx_SCU_CHIPID_Bits;

/** \brief Core Die Temperature Sensor Limit Register */
typedef struct _Ifx_SCU_DTSCLIM_Bits
{
    Ifx_UReg_32Bit LOWER:12;          /**< \brief [11:0] DTSC Lower Limit - LOWER (rw) */
    Ifx_UReg_32Bit reserved_12:1;     /**< \brief [12:12] \internal Reserved */
    Ifx_UReg_32Bit BGPOK:1;           /**< \brief [13:13] DTSC Bandgap OK (rh) */
    Ifx_UReg_32Bit EN:1;              /**< \brief [14:14] DTSC Enable (rw) */
    Ifx_UReg_32Bit LLU:1;             /**< \brief [15:15] DTSC Lower Limit Underflow - LLU (rwh) */
    Ifx_UReg_32Bit UPPER:12;          /**< \brief [27:16] DTSC Upper Limit - UPPER (rw) */
    Ifx_UReg_32Bit INTEN:1;           /**< \brief [28:28] DTSC Interrupt Enable (rw) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit INT:1;             /**< \brief [30:30] DTSC Interrupt status flag (rwh) */
    Ifx_UReg_32Bit UOF:1;             /**< \brief [31:31] DTSC Upper Limit Overflow - UOF (rwh) */
} Ifx_SCU_DTSCLIM_Bits;

/** \brief Core Die Temperature Sensor Status Register */
typedef struct _Ifx_SCU_DTSCSTAT_Bits
{
    Ifx_UReg_32Bit RESULT:12;         /**< \brief [11:0] Result of the DTSC Measurement - RESULT (rh) */
    Ifx_UReg_32Bit reserved_12:20;    /**< \brief [31:12] \internal Reserved */
} Ifx_SCU_DTSCSTAT_Bits;

/** \brief ENDINIT Global Control Register 0 */
typedef struct _Ifx_SCU_EICON0_Bits
{
    unsigned __sfrbit32 reserved_0:1;    /**< \brief [0:0] \internal Reserved */
    unsigned __sfrbit32 ENDINIT:1;       /**< \brief [1:1] End-of-Initialization Control Bit - ENDINIT (rwh) */
    unsigned __sfrbit32 EPW:14;          /**< \brief [15:2] User-Definable ENDINIT Password Field - EPW (rwh) */
    unsigned __sfrbit32 REL:16;          /**< \brief [31:16] Reload Value for the ENDINIT Timeout Counter - REL (r) */
} Ifx_SCU_EICON0_Bits;

/** \brief ENDINIT Global Control Register 1 */
typedef struct _Ifx_SCU_EICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit IR0:1;             /**< \brief [2:2] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit DR:1;              /**< \brief [3:3] Disable Request Control Bit - DR (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit IR1:1;             /**< \brief [5:5] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_EICON1_Bits;

/** \brief External Input Channel Register ${i} */
typedef struct _Ifx_SCU_EICR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;      /**< \brief [3:0] \internal Reserved */
    Ifx_UReg_32Bit EXIS0:3;           /**< \brief [6:4] External Input Selection 0 - EXIS0 (rw) */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit FEN0:1;            /**< \brief [8:8] Falling Edge Enable 0 - FEN0 (rw) */
    Ifx_UReg_32Bit REN0:1;            /**< \brief [9:9] Rising Edge Enable 0 - REN0 (rw) */
    Ifx_UReg_32Bit LDEN0:1;           /**< \brief [10:10] Level Detection Enable 0 - LDEN0 (rw) */
    Ifx_UReg_32Bit EIEN0:1;           /**< \brief [11:11] External Input Enable 0 - EIEN0 (rw) */
    Ifx_UReg_32Bit INP0:3;            /**< \brief [14:12] Input Node Pointer - INP0 (rw) */
    Ifx_UReg_32Bit reserved_15:5;     /**< \brief [19:15] \internal Reserved */
    Ifx_UReg_32Bit EXIS1:3;           /**< \brief [22:20] External Input Selection 1 - EXIS1 (rw) */
    Ifx_UReg_32Bit reserved_23:1;     /**< \brief [23:23] \internal Reserved */
    Ifx_UReg_32Bit FEN1:1;            /**< \brief [24:24] Falling Edge Enable 1 - FEN1 (rw) */
    Ifx_UReg_32Bit REN1:1;            /**< \brief [25:25] Rising Edge Enable 1 - REN1 (rw) */
    Ifx_UReg_32Bit LDEN1:1;           /**< \brief [26:26] Level Detection Enable 1 - LDEN1 (rw) */
    Ifx_UReg_32Bit EIEN1:1;           /**< \brief [27:27] External Input Enable 1 - EIEN1 (rw) */
    Ifx_UReg_32Bit INP1:3;            /**< \brief [30:28] Input Node Pointer - INP1 (rw) */
    Ifx_UReg_32Bit reserved_31:1;     /**< \brief [31:31] \internal Reserved */
} Ifx_SCU_EICR_Bits;

/** \brief External Input Filter Register */
typedef struct _Ifx_SCU_EIFILT_Bits
{
    Ifx_UReg_32Bit FILRQ0A:1;         /**< \brief [0:0] Filter Enable for REQ0A - FILRQ0A (rw) */
    Ifx_UReg_32Bit FILRQ5A:1;         /**< \brief [1:1] Filter Enable for REQ5A - FILRQ5A (rw) */
    Ifx_UReg_32Bit FILRQ2A:1;         /**< \brief [2:2] Filter Enable for REQ2A - FILRQ2A (rw) */
    Ifx_UReg_32Bit FILRQ3A:1;         /**< \brief [3:3] Filter Enable for REQ3A - FILRQ3A (rw) */
    Ifx_UReg_32Bit FILRQ0C:1;         /**< \brief [4:4] Filter Enable for REQ0C - FILRQ0C (rw) */
    Ifx_UReg_32Bit FILRQ1C:1;         /**< \brief [5:5] Filter Enable for REQ1C - FILRQ1C (rw) */
    Ifx_UReg_32Bit FILRQ3C:1;         /**< \brief [6:6] Filter Enable for REQ3C - FILRQ3C (rw) */
    Ifx_UReg_32Bit FILRQ2C:1;         /**< \brief [7:7] Filter Enable for REQ2C - FILRQ2C (rw) */
    Ifx_UReg_32Bit FILRQ4A:1;         /**< \brief [8:8] Filter Enable for REQ4A - FILRQ4A (rw) */
    Ifx_UReg_32Bit FILRQ6A:1;         /**< \brief [9:9] Filter Enable for REQ6A - FILRQ6A (rw) */
    Ifx_UReg_32Bit FILRQ1A:1;         /**< \brief [10:10] Filter Enable for REQ1A - FILRQ1A (rw) */
    Ifx_UReg_32Bit FILRQ7A:1;         /**< \brief [11:11] Filter Enable for REQ7A - FILRQ7A (rw) */
    Ifx_UReg_32Bit FILRQ6D:1;         /**< \brief [12:12] Filter Enable for REQ6D - FILRQ6D (rw) */
    Ifx_UReg_32Bit FILRQ4D:1;         /**< \brief [13:13] Filter Enable for REQ4D - FILRQ4D (rw) */
    Ifx_UReg_32Bit FILRQ2B:1;         /**< \brief [14:14] Filter Enable for REQ2B - FILRQ2B (rw) */
    Ifx_UReg_32Bit FILRQ3B:1;         /**< \brief [15:15] Filter Enable for REQ3B - FILRQ3B (rw) */
    Ifx_UReg_32Bit FILRQ7C:1;         /**< \brief [16:16] Filter Enable for REQ7C - FILRQ7C (rw) */
    Ifx_UReg_32Bit reserved_17:7;     /**< \brief [23:17] \internal Reserved */
    Ifx_UReg_32Bit FILTDIV:4;         /**< \brief [27:24] Digital Glitch Filter Clock Predivider - FILTDIV (rw) */
    Ifx_UReg_32Bit DEPTH:4;           /**< \brief [31:28] Digital Glitch Filter Depth - DEPTH (rw) */
} Ifx_SCU_EIFILT_Bits;

/** \brief External Input Flag Register */
typedef struct _Ifx_SCU_EIFR_Bits
{
    Ifx_UReg_32Bit INTF0:1;           /**< \brief [0:0] External Event Flag of Channel 0 - INTF0 (rh) */
    Ifx_UReg_32Bit INTF1:1;           /**< \brief [1:1] External Event Flag of Channel 1 - INTF1 (rh) */
    Ifx_UReg_32Bit INTF2:1;           /**< \brief [2:2] External Event Flag of Channel 2 - INTF2 (rh) */
    Ifx_UReg_32Bit INTF3:1;           /**< \brief [3:3] External Event Flag of Channel 3 - INTF3 (rh) */
    Ifx_UReg_32Bit INTF4:1;           /**< \brief [4:4] External Event Flag of Channel 4 - INTF4 (rh) */
    Ifx_UReg_32Bit INTF5:1;           /**< \brief [5:5] External Event Flag of Channel 5 - INTF5 (rh) */
    Ifx_UReg_32Bit INTF6:1;           /**< \brief [6:6] External Event Flag of Channel 6 - INTF6 (rh) */
    Ifx_UReg_32Bit INTF7:1;           /**< \brief [7:7] External Event Flag of Channel 7 - INTF7 (rh) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_SCU_EIFR_Bits;

/** \brief ENDINIT Timeout Counter Status Register */
typedef struct _Ifx_SCU_EISR_Bits
{
    Ifx_UReg_32Bit AE:1;              /**< \brief [0:0] EICON0 Access Error Status Flag - AE (rh) */
    Ifx_UReg_32Bit OE:1;              /**< \brief [1:1] EI Timeout Overflow Error Status Flag - OE (rh) */
    Ifx_UReg_32Bit IS0:1;             /**< \brief [2:2] EI Timeout Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit DS:1;              /**< \brief [3:3] EI Timeout Enable/Disable Status Flag - DS (rh) */
    Ifx_UReg_32Bit TO:1;              /**< \brief [4:4] EI Time-Out Mode Flag - TO (rh) */
    Ifx_UReg_32Bit IS1:1;             /**< \brief [5:5] EI Timeout Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit TIM:16;            /**< \brief [31:16] Timer Value - TIM (rh) */
} Ifx_SCU_EISR_Bits;

/** \brief Emergency Stop Register */
typedef struct _Ifx_SCU_EMSR_Bits
{
    Ifx_UReg_32Bit POL:1;             /**< \brief [0:0] Input Polarity - POL (rw) */
    Ifx_UReg_32Bit MODE:1;            /**< \brief [1:1] Mode Selection - MODE (rw) */
    Ifx_UReg_32Bit ENON:1;            /**< \brief [2:2] Enable ON - ENON (rw) */
    Ifx_UReg_32Bit PSEL:1;            /**< \brief [3:3] PORT Select - PSEL (rw) */
    Ifx_UReg_32Bit reserved_4:12;     /**< \brief [15:4] \internal Reserved */
    Ifx_UReg_32Bit EMSF:1;            /**< \brief [16:16] Emergency Stop Flag - EMSF (rh) */
    Ifx_UReg_32Bit SEMSF:1;           /**< \brief [17:17] SMU Emergency Stop Flag - SEMSF (rh) */
    Ifx_UReg_32Bit reserved_18:14;    /**< \brief [31:18] \internal Reserved */
} Ifx_SCU_EMSR_Bits;

/** \brief Emergency Stop Software set and clear register */
typedef struct _Ifx_SCU_EMSSW_Bits
{
    Ifx_UReg_32Bit reserved_0:24;     /**< \brief [23:0] \internal Reserved */
    Ifx_UReg_32Bit EMSFM:2;           /**< \brief [25:24] Emergency Stop Flag Modification - EMSFM (w) */
    Ifx_UReg_32Bit SEMSFM:2;          /**< \brief [27:26] SMU Emergency Stop Flag Modification - SEMSFM (w) */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_SCU_EMSSW_Bits;

/** \brief ESR${x} Input Configuration Register */
typedef struct _Ifx_SCU_ESRCFGX_ESRCFGX_Bits
{
    Ifx_UReg_32Bit reserved_0:7;      /**< \brief [6:0] \internal Reserved */
    Ifx_UReg_32Bit EDCON:2;           /**< \brief [8:7] Edge Detection Control - EDCON (rw) */
    Ifx_UReg_32Bit reserved_9:23;     /**< \brief [31:9] \internal Reserved */
} Ifx_SCU_ESRCFGX_ESRCFGX_Bits;

/** \brief ESR Output Configuration Register */
typedef struct _Ifx_SCU_ESROCFG_Bits
{
    Ifx_UReg_32Bit ARI:1;             /**< \brief [0:0] Application Reset Indicator - ARI (rh) */
    Ifx_UReg_32Bit ARC:1;             /**< \brief [1:1] Application Reset Indicator Clear - ARC (w) */
    Ifx_UReg_32Bit reserved_2:30;     /**< \brief [31:2] \internal Reserved */
} Ifx_SCU_ESROCFG_Bits;

/** \brief External Clock Control Register */
typedef struct _Ifx_SCU_EXTCON_Bits
{
    Ifx_UReg_32Bit EN0:1;             /**< \brief [0:0] External Clock Enable for EXTCLK0 - EN0 (rwh) */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit SEL0:4;            /**< \brief [5:2] External Clock Select for EXTCLK0 - SEL0 (rwh) */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit EN1:1;             /**< \brief [16:16] External Clock Enable for EXTCLK1 - EN1 (rwh) */
    Ifx_UReg_32Bit NSEL:1;            /**< \brief [17:17] Negation Selection - NSEL (rwh) */
    Ifx_UReg_32Bit SEL1:4;            /**< \brief [21:18] External Clock Select for EXTCLK1 - SEL1 (rwh) */
    Ifx_UReg_32Bit reserved_22:2;     /**< \brief [23:22] \internal Reserved */
    Ifx_UReg_32Bit DIV1:8;            /**< \brief [31:24] External Clock Divider for EXTCLK1 - DIV1 (rw) */
} Ifx_SCU_EXTCON_Bits;

/** \brief Fractional Divider Register */
typedef struct _Ifx_SCU_FDR_Bits
{
    Ifx_UReg_32Bit STEP:10;           /**< \brief [9:0] Step Value - STEP (rw) */
    Ifx_UReg_32Bit reserved_10:4;     /**< \brief [13:10] \internal Reserved */
    Ifx_UReg_32Bit DM:2;              /**< \brief [15:14] Divider Mode - DM (rw) */
    Ifx_UReg_32Bit RESULT:10;         /**< \brief [25:16] Result Value - RESULT (rh) */
    Ifx_UReg_32Bit reserved_26:5;     /**< \brief [30:26] \internal Reserved */
    Ifx_UReg_32Bit DISCLK:1;          /**< \brief [31:31] Disable Clock - DISCLK (rwh) */
} Ifx_SCU_FDR_Bits;

/** \brief Flag Modification Register */
typedef struct _Ifx_SCU_FMR_Bits
{
    Ifx_UReg_32Bit FS0:1;             /**< \brief [0:0] Set Flag INTFx for Channel 0 - FS0 (w) */
    Ifx_UReg_32Bit FS1:1;             /**< \brief [1:1] Set Flag INTFx for Channel 1 - FS1 (w) */
    Ifx_UReg_32Bit FS2:1;             /**< \brief [2:2] Set Flag INTFx for Channel 2 - FS2 (w) */
    Ifx_UReg_32Bit FS3:1;             /**< \brief [3:3] Set Flag INTFx for Channel 3 - FS3 (w) */
    Ifx_UReg_32Bit FS4:1;             /**< \brief [4:4] Set Flag INTFx for Channel 4 - FS4 (w) */
    Ifx_UReg_32Bit FS5:1;             /**< \brief [5:5] Set Flag INTFx for Channel 5 - FS5 (w) */
    Ifx_UReg_32Bit FS6:1;             /**< \brief [6:6] Set Flag INTFx for Channel 6 - FS6 (w) */
    Ifx_UReg_32Bit FS7:1;             /**< \brief [7:7] Set Flag INTFx for Channel 7 - FS7 (w) */
    Ifx_UReg_32Bit reserved_8:8;      /**< \brief [15:8] \internal Reserved */
    Ifx_UReg_32Bit FC0:1;             /**< \brief [16:16] Clear Flag INTFx for Channel 0 - FC0 (w) */
    Ifx_UReg_32Bit FC1:1;             /**< \brief [17:17] Clear Flag INTFx for Channel 1 - FC1 (w) */
    Ifx_UReg_32Bit FC2:1;             /**< \brief [18:18] Clear Flag INTFx for Channel 2 - FC2 (w) */
    Ifx_UReg_32Bit FC3:1;             /**< \brief [19:19] Clear Flag INTFx for Channel 3 - FC3 (w) */
    Ifx_UReg_32Bit FC4:1;             /**< \brief [20:20] Clear Flag INTFx for Channel 4 - FC4 (w) */
    Ifx_UReg_32Bit FC5:1;             /**< \brief [21:21] Clear Flag INTFx for Channel 5 - FC5 (w) */
    Ifx_UReg_32Bit FC6:1;             /**< \brief [22:22] Clear Flag INTFx for Channel 6 - FC6 (w) */
    Ifx_UReg_32Bit FC7:1;             /**< \brief [23:23] Clear Flag INTFx for Channel 7 - FC7 (w) */
    Ifx_UReg_32Bit reserved_24:8;     /**< \brief [31:24] \internal Reserved */
} Ifx_SCU_FMR_Bits;

/** \brief Identification Register */
typedef struct _Ifx_SCU_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;          /**< \brief [7:0] Module Revision Number - MODREV (r) */
    Ifx_UReg_32Bit MODTYPE:8;         /**< \brief [15:8] Module Type - MODTYPE (r) */
    Ifx_UReg_32Bit MODNUMBER:16;      /**< \brief [31:16] Module Number - MODNUMBER (r) */
} Ifx_SCU_ID_Bits;

/** \brief Flag Gating Register ${j} */
typedef struct _Ifx_SCU_IGCR_Bits
{
    Ifx_UReg_32Bit IPEN00:1;          /**< \brief [0:0] Flag Pattern Enable for Channel 0 - IPEN00 (rw) */
    Ifx_UReg_32Bit IPEN01:1;          /**< \brief [1:1] Flag Pattern Enable for Channel 0 - IPEN01 (rw) */
    Ifx_UReg_32Bit IPEN02:1;          /**< \brief [2:2] Flag Pattern Enable for Channel 0 - IPEN02 (rw) */
    Ifx_UReg_32Bit IPEN03:1;          /**< \brief [3:3] Flag Pattern Enable for Channel 0 - IPEN03 (rw) */
    Ifx_UReg_32Bit IPEN04:1;          /**< \brief [4:4] Flag Pattern Enable for Channel 0 - IPEN04 (rw) */
    Ifx_UReg_32Bit IPEN05:1;          /**< \brief [5:5] Flag Pattern Enable for Channel 0 - IPEN05 (rw) */
    Ifx_UReg_32Bit IPEN06:1;          /**< \brief [6:6] Flag Pattern Enable for Channel 0 - IPEN06 (rw) */
    Ifx_UReg_32Bit IPEN07:1;          /**< \brief [7:7] Flag Pattern Enable for Channel 0 - IPEN07 (rw) */
    Ifx_UReg_32Bit reserved_8:5;      /**< \brief [12:8] \internal Reserved */
    Ifx_UReg_32Bit GEEN0:1;           /**< \brief [13:13] Generate Event Enable 0 - GEEN0 (rw) */
    Ifx_UReg_32Bit IGP0:2;            /**< \brief [15:14] Interrupt Gating Pattern 0 - IGP0 (rw) */
    Ifx_UReg_32Bit IPEN10:1;          /**< \brief [16:16] Interrupt Pattern Enable for Channel 1 - IPEN10 (rw) */
    Ifx_UReg_32Bit IPEN11:1;          /**< \brief [17:17] Interrupt Pattern Enable for Channel 1 - IPEN11 (rw) */
    Ifx_UReg_32Bit IPEN12:1;          /**< \brief [18:18] Interrupt Pattern Enable for Channel 1 - IPEN12 (rw) */
    Ifx_UReg_32Bit IPEN13:1;          /**< \brief [19:19] Interrupt Pattern Enable for Channel 1 - IPEN13 (rw) */
    Ifx_UReg_32Bit IPEN14:1;          /**< \brief [20:20] Interrupt Pattern Enable for Channel 1 - IPEN14 (rw) */
    Ifx_UReg_32Bit IPEN15:1;          /**< \brief [21:21] Interrupt Pattern Enable for Channel 1 - IPEN15 (rw) */
    Ifx_UReg_32Bit IPEN16:1;          /**< \brief [22:22] Interrupt Pattern Enable for Channel 1 - IPEN16 (rw) */
    Ifx_UReg_32Bit IPEN17:1;          /**< \brief [23:23] Interrupt Pattern Enable for Channel 1 - IPEN17 (rw) */
    Ifx_UReg_32Bit reserved_24:5;     /**< \brief [28:24] \internal Reserved */
    Ifx_UReg_32Bit GEEN1:1;           /**< \brief [29:29] Generate Event Enable 1 - GEEN1 (rw) */
    Ifx_UReg_32Bit IGP1:2;            /**< \brief [31:30] Interrupt Gating Pattern 1 - IGP1 (rw) */
} Ifx_SCU_IGCR_Bits;

/** \brief ESR Input Register */
typedef struct _Ifx_SCU_IN_Bits
{
    Ifx_UReg_32Bit P0:1;              /**< \brief [0:0] Input Bit 0 - P0 (rh) */
    Ifx_UReg_32Bit P1:1;              /**< \brief [1:1] Input Bit 1 - P1 (rh) */
    Ifx_UReg_32Bit reserved_2:30;     /**< \brief [31:2] \internal Reserved */
} Ifx_SCU_IN_Bits;

/** \brief Input/Output Control Register */
typedef struct _Ifx_SCU_IOCR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;      /**< \brief [3:0] \internal Reserved */
    Ifx_UReg_32Bit PC0:4;             /**< \brief [7:4] Control for ESR0 Pin - PC0 (rw) */
    Ifx_UReg_32Bit reserved_8:4;      /**< \brief [11:8] \internal Reserved */
    Ifx_UReg_32Bit PC1:4;             /**< \brief [15:12] Control for ESR1 Pin - PC1 (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_IOCR_Bits;

/** \brief Logic BIST Control 0 Register */
typedef struct _Ifx_SCU_LBISTCTRL0_Bits
{
    Ifx_UReg_32Bit LBISTREQ:1;        /**< \brief [0:0] LBIST Request - LBISTREQ (w) */
    Ifx_UReg_32Bit LBISTRES:1;        /**< \brief [1:1] LBIST-Reset- LBISTRES (w) */
    Ifx_UReg_32Bit PATTERNS:18;       /**< \brief [19:2] LBIST Pattern Number - PATTERNS (rw) */
    Ifx_UReg_32Bit reserved_20:8;     /**< \brief [27:20] \internal Reserved */
    Ifx_UReg_32Bit LBISTDONE:1;       /**< \brief [28:28] LBIST Execution Indicator - LBISTDONE (rh) */
    Ifx_UReg_32Bit reserved_29:1;     /**< \brief [29:29] \internal Reserved */
    Ifx_UReg_32Bit LBISTERRINJ:1;     /**< \brief [30:30] LBIST / Test-Mode Alarm Error Injection (rwh) */
    Ifx_UReg_32Bit LBISTREQRED:1;     /**< \brief [31:31] LBIST Request Redundancy (rw) */
} Ifx_SCU_LBISTCTRL0_Bits;

/** \brief Logic BIST Control 1 Register */
typedef struct _Ifx_SCU_LBISTCTRL1_Bits
{
    Ifx_UReg_32Bit SEED:19;           /**< \brief [18:0] LBIST Seed - SEED (rw) */
    Ifx_UReg_32Bit reserved_19:5;     /**< \brief [23:19] \internal Reserved */
    Ifx_UReg_32Bit SPLITSH:3;         /**< \brief [26:24] LBIST Split-Shift Selection - SPLITSH (rw) */
    Ifx_UReg_32Bit BODY:1;            /**< \brief [27:27] Body Application Indicator - BODY (rw) */
    Ifx_UReg_32Bit LBISTFREQU:4;      /**< \brief [31:28] LBIST Frequency Selection - LBISTFREQU (rw) */
} Ifx_SCU_LBISTCTRL1_Bits;

/** \brief Logic BIST Control 2 Register */
typedef struct _Ifx_SCU_LBISTCTRL2_Bits
{
    Ifx_UReg_32Bit LENGTH:12;         /**< \brief [11:0] LBIST Maximum Scan-Chain Length - LENGTH (rwh) */
    Ifx_UReg_32Bit reserved_12:20;    /**< \brief [31:12] \internal Reserved */
} Ifx_SCU_LBISTCTRL2_Bits;

/** \brief Logic BIST Control 3 Register */
typedef struct _Ifx_SCU_LBISTCTRL3_Bits
{
    Ifx_UReg_32Bit SIGNATURE:32;      /**< \brief [31:0] LBIST Signature - SIGNATURE (rh) */
} Ifx_SCU_LBISTCTRL3_Bits;

/** \brief LCL CPU0 and CPU2 Control Register */
typedef struct _Ifx_SCU_LCLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:14;     /**< \brief [14:1] \internal Reserved */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit LS0:1;             /**< \brief [16:16] Lockstep Mode Status - LS0 (rh) */
    Ifx_UReg_32Bit reserved_17:14;    /**< \brief [30:17] \internal Reserved */
    Ifx_UReg_32Bit LSEN0:1;           /**< \brief [31:31] Lockstep Enable - LSEN0 (rw) */
} Ifx_SCU_LCLCON0_Bits;

/** \brief LCL CPU1 and CPU3 Control Register */
typedef struct _Ifx_SCU_LCLCON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:14;     /**< \brief [14:1] \internal Reserved */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit LS1:1;             /**< \brief [16:16] Lockstep Mode Status - LS1 (rh) */
    Ifx_UReg_32Bit reserved_17:14;    /**< \brief [30:17] \internal Reserved */
    Ifx_UReg_32Bit LSEN1:1;           /**< \brief [31:31] Lockstep Enable - LSEN1 (rw) */
} Ifx_SCU_LCLCON1_Bits;

/** \brief LCL Test Register */
typedef struct _Ifx_SCU_LCLTEST_Bits
{
    Ifx_UReg_32Bit LCLT0:1;           /**< \brief [0:0] LCL0 Lockstep Test - LCLT0 (w) */
    Ifx_UReg_32Bit LCLT1:1;           /**< \brief [1:1] LCL1 Lockstep Test - LCLT1 (w) */
    Ifx_UReg_32Bit LCLT2:1;           /**< \brief [2:2] LCL2 Lockstep Test - LCLT2 (w) */
    Ifx_UReg_32Bit LCLT3:1;           /**< \brief [3:3] LCL3 Lockstep Test - LCLT3 (w) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit PLCLT0:1;          /**< \brief [16:16] PFI0 Lockstep Test (w) */
    Ifx_UReg_32Bit PLCLT1:1;          /**< \brief [17:17] PFI1 Lockstep Test (w) */
    Ifx_UReg_32Bit PLCLT2:1;          /**< \brief [18:18] PFI2 Lockstep Test (w) */
    Ifx_UReg_32Bit PLCLT3:1;          /**< \brief [19:19] PFI3 Lockstep Test (w) */
    Ifx_UReg_32Bit reserved_20:1;     /**< \brief [20:20] \internal Reserved */
    Ifx_UReg_32Bit reserved_21:1;     /**< \brief [21:21] \internal Reserved */
    Ifx_UReg_32Bit reserved_22:10;    /**< \brief [31:22] \internal Reserved */
} Ifx_SCU_LCLTEST_Bits;

/** \brief Manufacturer Identification Register */
typedef struct _Ifx_SCU_MANID_Bits
{
    Ifx_UReg_32Bit DEPT:5;            /**< \brief [4:0] Department Identification Number - DEPT (r) */
    Ifx_UReg_32Bit MANUF:11;          /**< \brief [15:5] Manufacturer Identification Number - MANUF (r) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_MANID_Bits;

/** \brief ESR Output Modification Register */
typedef struct _Ifx_SCU_OMR_Bits
{
    Ifx_UReg_32Bit PS0:1;             /**< \brief [0:0] ESRx Pin Set Bit 0 - PS0 (w) */
    Ifx_UReg_32Bit PS1:1;             /**< \brief [1:1] ESRx Pin Set Bit 1 - PS1 (w) */
    Ifx_UReg_32Bit reserved_2:14;     /**< \brief [15:2] \internal Reserved */
    Ifx_UReg_32Bit PCL0:1;            /**< \brief [16:16] ESRx Pin Clear Bit 0 - PCL0 (w) */
    Ifx_UReg_32Bit PCL1:1;            /**< \brief [17:17] ESRx Pin Clear Bit 1 - PCL1 (w) */
    Ifx_UReg_32Bit reserved_18:14;    /**< \brief [31:18] \internal Reserved */
} Ifx_SCU_OMR_Bits;

/** \brief OSC Control Register */
typedef struct _Ifx_SCU_OSCCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit PLLLV:1;           /**< \brief [1:1] Oscillator for PLL Valid Low Status Bit - PLLLV (rh) */
    Ifx_UReg_32Bit OSCRES:1;          /**< \brief [2:2] Oscillator Watchdog Reset - OSCRES (w) */
    Ifx_UReg_32Bit GAINSEL:2;         /**< \brief [4:3] Oscillator Gain Selection - GAINSEL (rw) */
    Ifx_UReg_32Bit MODE:2;            /**< \brief [6:5] Oscillator Mode - MODE (rw) */
    Ifx_UReg_32Bit SHBY:1;            /**< \brief [7:7] Shaper Bypass - SHBY (rw) */
    Ifx_UReg_32Bit PLLHV:1;           /**< \brief [8:8] Oscillator for PLL Valid High Status Bit - PLLHV (rh) */
    Ifx_UReg_32Bit HYSEN:1;           /**< \brief [9:9] Hysteresis Enable (rw) */
    Ifx_UReg_32Bit HYSCTL:2;          /**< \brief [11:10] Hysteresis Control (rw) */
    Ifx_UReg_32Bit AMPCTL:2;          /**< \brief [13:12] Amplitude Control (rw) */
    Ifx_UReg_32Bit reserved_14:2;     /**< \brief [15:14] \internal Reserved */
    Ifx_UReg_32Bit OSCVAL:5;          /**< \brief [20:16] OSC Frequency Value - OSCVAL (rw) */
    Ifx_UReg_32Bit reserved_21:2;     /**< \brief [22:21] \internal Reserved */
    Ifx_UReg_32Bit APREN:1;           /**< \brief [23:23] Amplitude Regulation Enable - APREN (rw) */
    Ifx_UReg_32Bit CAP0EN:1;          /**< \brief [24:24] Capacitance 0 Enable - CAP0EN (rw) */
    Ifx_UReg_32Bit CAP1EN:1;          /**< \brief [25:25] Capacitance 1 Enable - CAP1EN (rw) */
    Ifx_UReg_32Bit CAP2EN:1;          /**< \brief [26:26] Capacitance 2 Enable - CAP2EN (rw) */
    Ifx_UReg_32Bit CAP3EN:1;          /**< \brief [27:27] Capacitance 3 Enable - CAP3EN (rw) */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_SCU_OSCCON_Bits;

/** \brief ESR Output Register */
typedef struct _Ifx_SCU_OUT_Bits
{
    Ifx_UReg_32Bit P0:1;              /**< \brief [0:0] Output Bit 0 - P0 (rwh) */
    Ifx_UReg_32Bit P1:1;              /**< \brief [1:1] Output Bit 1 - P1 (rwh) */
    Ifx_UReg_32Bit reserved_2:30;     /**< \brief [31:2] \internal Reserved */
} Ifx_SCU_OUT_Bits;

/** \brief Overlay Control Register */
typedef struct _Ifx_SCU_OVCCON_Bits
{
    Ifx_UReg_32Bit CSEL0:1;           /**< \brief [0:0] CPU Select 0 - CSEL0 (w) */
    Ifx_UReg_32Bit CSEL1:1;           /**< \brief [1:1] CPU Select 1 (If product has CPU1) - CSEL1 (w) */
    Ifx_UReg_32Bit CSEL2:1;           /**< \brief [2:2] CPU Select 2 (If product has CPU2) - CSEL2 (w) */
    Ifx_UReg_32Bit CSEL3:1;           /**< \brief [3:3] CPU Select 3 (If product has CPU3) - CSEL3 (w) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit OVSTRT:1;          /**< \brief [16:16] Overlay Start - OVSTRT (w) */
    Ifx_UReg_32Bit OVSTP:1;           /**< \brief [17:17] Overlay Stop - OVSTP (w) */
    Ifx_UReg_32Bit DCINVAL:1;         /**< \brief [18:18] Data Cache Invalidate - DCINVAL (w) */
    Ifx_UReg_32Bit reserved_19:5;     /**< \brief [23:19] \internal Reserved */
    Ifx_UReg_32Bit OVCONF:1;          /**< \brief [24:24] Overlay Configured - OVCONF (rw) */
    Ifx_UReg_32Bit POVCONF:1;         /**< \brief [25:25] Write Protection for OVCONF - POVCONF (w) */
    Ifx_UReg_32Bit reserved_26:6;     /**< \brief [31:26] \internal Reserved */
} Ifx_SCU_OVCCON_Bits;

/** \brief Overlay Enable Register */
typedef struct _Ifx_SCU_OVCENABLE_Bits
{
    Ifx_UReg_32Bit OVEN0:1;           /**< \brief [0:0] Overlay Enable 0 - OVEN0 (rw) */
    Ifx_UReg_32Bit OVEN1:1;           /**< \brief [1:1] Overlay Enable 1 (If product has CPU1) - OVEN1 (rw) */
    Ifx_UReg_32Bit OVEN2:1;           /**< \brief [2:2] Overlay Enable 2 (If product has CPU2) - OVEN2 (rw) */
    Ifx_UReg_32Bit OVEN3:1;           /**< \brief [3:3] Overlay Enable 3 (If product has CPU3) - OVEN3 (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_OVCENABLE_Bits;

/** \brief Pad Disable Control Register */
typedef struct _Ifx_SCU_PDISC_Bits
{
    Ifx_UReg_32Bit PDIS0:1;           /**< \brief [0:0] Pad Disable for ESR Pin 0 - PDIS0 (rw) */
    Ifx_UReg_32Bit PDIS1:1;           /**< \brief [1:1] Pad Disable for ESR Pin 1 - PDIS1 (rw) */
    Ifx_UReg_32Bit reserved_2:30;     /**< \brief [31:2] \internal Reserved */
} Ifx_SCU_PDISC_Bits;

/** \brief ESR Pad Driver Mode Register */
typedef struct _Ifx_SCU_PDR_Bits
{
    Ifx_UReg_32Bit PD0:2;             /**< \brief [1:0] Pad Driver Mode for ESR Pins 0 - PD0 (rw) */
    Ifx_UReg_32Bit PL0:2;             /**< \brief [3:2] Pad Level Selection for ESR Pins 0 - PL0 (rw) */
    Ifx_UReg_32Bit PD1:2;             /**< \brief [5:4] Pad Driver Mode for ESR Pins 1 - PD1 (rw) */
    Ifx_UReg_32Bit PL1:2;             /**< \brief [7:6] Pad Level Selection for ESR Pins 1 - PL1 (rw) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_SCU_PDR_Bits;

/** \brief Pattern Detection Result Register */
typedef struct _Ifx_SCU_PDRR_Bits
{
    Ifx_UReg_32Bit PDR0:1;            /**< \brief [0:0] Pattern Detection Result of Channel 0 - PDR0 (rh) */
    Ifx_UReg_32Bit PDR1:1;            /**< \brief [1:1] Pattern Detection Result of Channel 1 - PDR1 (rh) */
    Ifx_UReg_32Bit PDR2:1;            /**< \brief [2:2] Pattern Detection Result of Channel 2 - PDR2 (rh) */
    Ifx_UReg_32Bit PDR3:1;            /**< \brief [3:3] Pattern Detection Result of Channel 3 - PDR3 (rh) */
    Ifx_UReg_32Bit PDR4:1;            /**< \brief [4:4] Pattern Detection Result of Channel 4 - PDR4 (rh) */
    Ifx_UReg_32Bit PDR5:1;            /**< \brief [5:5] Pattern Detection Result of Channel 5 - PDR5 (rh) */
    Ifx_UReg_32Bit PDR6:1;            /**< \brief [6:6] Pattern Detection Result of Channel 6 - PDR6 (rh) */
    Ifx_UReg_32Bit PDR7:1;            /**< \brief [7:7] Pattern Detection Result of Channel 7 - PDR7 (rh) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_SCU_PDRR_Bits;

/** \brief Peripheral PLL Configuration 0 Register */
typedef struct _Ifx_SCU_PERPLLCON0_Bits
{
    Ifx_UReg_32Bit DIVBY:1;           /**< \brief [0:0] Divider Bypass - DIVBY (rw) */
    Ifx_UReg_32Bit reserved_1:8;      /**< \brief [8:1] \internal Reserved */
    Ifx_UReg_32Bit NDIV:7;            /**< \brief [15:9] N-Divider Value - NDIV (rw) */
    Ifx_UReg_32Bit PLLPWD:1;          /**< \brief [16:16] Peripheral PLL Power Saving Mode - PLLPWD (rw) */
    Ifx_UReg_32Bit reserved_17:1;     /**< \brief [17:17] \internal Reserved */
    Ifx_UReg_32Bit RESLD:1;           /**< \brief [18:18] Restart DCO Lock Detection - RESLD (w) */
    Ifx_UReg_32Bit reserved_19:5;     /**< \brief [23:19] \internal Reserved */
    Ifx_UReg_32Bit PDIV:3;            /**< \brief [26:24] P-Divider Value - PDIV (rw) */
    Ifx_UReg_32Bit reserved_27:5;     /**< \brief [31:27] \internal Reserved */
} Ifx_SCU_PERPLLCON0_Bits;

/** \brief Peripheral PLL Configuration 1 Register */
typedef struct _Ifx_SCU_PERPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;           /**< \brief [2:0] K2-Divider Value - K2DIV (rw) */
    Ifx_UReg_32Bit reserved_3:5;      /**< \brief [7:3] \internal Reserved */
    Ifx_UReg_32Bit K3DIV:3;           /**< \brief [10:8] K3-Divider Value - K3DIV (rw) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PERPLLCON1_Bits;

/** \brief Peripheral PLL Status Register */
typedef struct _Ifx_SCU_PERPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit PWDSTAT:1;         /**< \brief [1:1] Peripheral PLL Power-saving Mode Status - PWDSTAT (rh) */
    Ifx_UReg_32Bit LOCK:1;            /**< \brief [2:2] Peripheral PLL Lock Status - LOCK (rh) */
    Ifx_UReg_32Bit reserved_3:1;      /**< \brief [3:3] \internal Reserved */
    Ifx_UReg_32Bit K3RDY:1;           /**< \brief [4:4] K3 Divider Ready Status - K3RDY (rh) */
    Ifx_UReg_32Bit K2RDY:1;           /**< \brief [5:5] K2 Divider Ready Status - K2RDY (rh) */
    Ifx_UReg_32Bit reserved_6:1;      /**< \brief [6:6] \internal Reserved */
    Ifx_UReg_32Bit reserved_7:25;     /**< \brief [31:7] \internal Reserved */
} Ifx_SCU_PERPLLSTAT_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR0_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR0_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR1_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR1_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR2_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR2_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR3_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR3_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR4_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR4_Bits;

/** \brief Power Management Control and Status Register */
typedef struct _Ifx_SCU_PMCSR5_Bits
{
    Ifx_UReg_32Bit REQSLP:2;          /**< \brief [1:0] Idle Mode and Sleep Mode Request - REQSLP (rwh) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit PMST:3;            /**< \brief [10:8] Power management Status - PMST (rh) */
    Ifx_UReg_32Bit reserved_11:21;    /**< \brief [31:11] \internal Reserved */
} Ifx_SCU_PMCSR5_Bits;

/** \brief Power Management Status Register 0 */
typedef struct _Ifx_SCU_PMSTAT0_Bits
{
    Ifx_UReg_32Bit CPU0:1;            /**< \brief [0:0] CPU0 Status - CPU0 (rh) */
    Ifx_UReg_32Bit CPU1:1;            /**< \brief [1:1] CPU1 Status - CPU1 (rh) */
    Ifx_UReg_32Bit CPU2:1;            /**< \brief [2:2] CPU2 Status - CPU2 (rh) */
    Ifx_UReg_32Bit CPU3:1;            /**< \brief [3:3] CPU3 Status - CPU3 (rh) */
    Ifx_UReg_32Bit CPU4:1;            /**< \brief [4:4] CPU4 Status - CPU4 (rh) */
    Ifx_UReg_32Bit CPU5:1;            /**< \brief [5:5] CPU5 Status - CPU5 (rh) */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit CPU0LS:1;          /**< \brief [16:16] CPU0LS Status - CPU0LS (rh) */
    Ifx_UReg_32Bit CPU1LS:1;          /**< \brief [17:17] CPU1LS Status - CPU1LS (rh) */
    Ifx_UReg_32Bit CPU2LS:1;          /**< \brief [18:18] CPU2LS Status - CPU2LS (rh) */
    Ifx_UReg_32Bit CPU3LS:1;          /**< \brief [19:19] CPU3LS Status - CPU3LS (rh) */
    Ifx_UReg_32Bit reserved_20:12;    /**< \brief [31:20] \internal Reserved */
} Ifx_SCU_PMSTAT0_Bits;

/** \brief Standby and Wake-up Control Register 1 */
typedef struct _Ifx_SCU_PMSWCR1_Bits
{
    Ifx_UReg_32Bit reserved_0:8;      /**< \brief [7:0] \internal Reserved */
    Ifx_UReg_32Bit CPUIDLSEL:3;       /**< \brief [10:8] CPU selection for Idle mode - CPUIDLSEL (rw) */
    Ifx_UReg_32Bit reserved_11:1;     /**< \brief [11:11] \internal Reserved */
    Ifx_UReg_32Bit IRADIS:1;          /**< \brief [12:12] Idle-Request-Acknowledge Sequence Disable - IRADIS (rw) */
    Ifx_UReg_32Bit reserved_13:11;    /**< \brief [23:13] \internal Reserved */
    Ifx_UReg_32Bit CPUSEL:3;          /**< \brief [26:24] CPU selection for Sleep and Standby mode - CPUSEL (rw) */
    Ifx_UReg_32Bit STBYEVEN:1;        /**< \brief [27:27] Standby Entry Event configuration enable - STBYEVEN (w) */
    Ifx_UReg_32Bit STBYEV:3;          /**< \brief [30:28] Standby Entry Event Configuration - STBYEV (rw) */
    Ifx_UReg_32Bit reserved_31:1;     /**< \brief [31:31] \internal Reserved */
} Ifx_SCU_PMSWCR1_Bits;

/** \brief Power Management Transition Control and Status Register 0 */
typedef struct _Ifx_SCU_PMTRCSR0_Bits
{
    Ifx_UReg_32Bit LJTEN:1;           /**< \brief [0:0] Load Jump Timer Enable - LJTEN (rw) */
    Ifx_UReg_32Bit LJTOVEN:1;         /**< \brief [1:1] Load Jump Timer Overflow Enable - LJTOVEN (rw) */
    Ifx_UReg_32Bit LJTOVIEN:1;        /**< \brief [2:2] Load Jump Timer Overflow Interrupt Enable - LJTOVIEN (rw) */
    Ifx_UReg_32Bit LJTSTRT:1;         /**< \brief [3:3] Load Jump Timer Start - LJTSTRT (rwh) */
    Ifx_UReg_32Bit LJTSTP:1;          /**< \brief [4:4] Load Jump Timer Stop - LJTSTP (rw) */
    Ifx_UReg_32Bit LJTCLR:1;          /**< \brief [5:5] Load Jump Timer Clear - LJTCLR (w) */
    Ifx_UReg_32Bit reserved_6:6;      /**< \brief [11:6] \internal Reserved */
    Ifx_UReg_32Bit SDSTEP:4;          /**< \brief [15:12] Droop Voltage Step(vdroop_step_i) - SDSTEP (rw) */
    Ifx_UReg_32Bit VDTEN:1;           /**< \brief [16:16] Voltage Droop Timer Enable - VDTEN (rw) */
    Ifx_UReg_32Bit VDTOVEN:1;         /**< \brief [17:17] Voltage Droop Timer Overflow Enable - VDTOVEN (rw) */
    Ifx_UReg_32Bit VDTOVIEN:1;        /**< \brief [18:18] Voltage Droop Timer Overflow Interrupt Enable - VDTOVIEN (rw) */
    Ifx_UReg_32Bit VDTSTRT:1;         /**< \brief [19:19] Voltage Droop Timer Start - VDTSTRT (rwh) */
    Ifx_UReg_32Bit VDTSTP:1;          /**< \brief [20:20] Voltage Droop Timer Stop - VDTSTP (rw) */
    Ifx_UReg_32Bit VDTCLR:1;          /**< \brief [21:21] Voltage Droop Timer Clear - VDTCLR (w) */
    Ifx_UReg_32Bit reserved_22:7;     /**< \brief [28:22] \internal Reserved */
    Ifx_UReg_32Bit LPSLPEN:1;         /**< \brief [29:29] EVRC Low Power Mode activation on a Sleep Request - LPSLPEN (rw) */
    Ifx_UReg_32Bit reserved_30:2;     /**< \brief [31:30] \internal Reserved */
} Ifx_SCU_PMTRCSR0_Bits;

/** \brief Power Management Transition Control and Status Register 1 */
typedef struct _Ifx_SCU_PMTRCSR1_Bits
{
    Ifx_UReg_32Bit LJTCV:16;          /**< \brief [15:0] Load Jump Timer Compare Setpoint Value - LJTCV (rw) */
    Ifx_UReg_32Bit VDTCV:10;          /**< \brief [25:16] Voltage Droop Timer Compare Setpoint Value - VDTCV (rw) */
    Ifx_UReg_32Bit reserved_26:6;     /**< \brief [31:26] \internal Reserved */
} Ifx_SCU_PMTRCSR1_Bits;

/** \brief Power Management Transition Control and Status Register 2 */
typedef struct _Ifx_SCU_PMTRCSR2_Bits
{
    Ifx_UReg_32Bit LDJMPREQ:2;        /**< \brief [1:0] Load Jump Request - LDJMPREQ (rwh) */
    Ifx_UReg_32Bit reserved_2:2;      /**< \brief [3:2] \internal Reserved */
    Ifx_UReg_32Bit LJTRUN:2;          /**< \brief [5:4] Load Jump Timer Run Status - LJTRUN (rh) */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit LJTOV:1;           /**< \brief [8:8] Load Jump Timer Overflow Status - LJTOV (rh) */
    Ifx_UReg_32Bit reserved_9:3;      /**< \brief [11:9] \internal Reserved */
    Ifx_UReg_32Bit LJTOVCLR:1;        /**< \brief [12:12] Load Jump Timer Overflow Status Clear - LJTOVCLR (w) */
    Ifx_UReg_32Bit reserved_13:3;     /**< \brief [15:13] \internal Reserved */
    Ifx_UReg_32Bit LJTCNT:16;         /**< \brief [31:16] Load Jump Timer Value - LJTCNT (rh) */
} Ifx_SCU_PMTRCSR2_Bits;

/** \brief Power Management Transition Control and Status Register 3 */
typedef struct _Ifx_SCU_PMTRCSR3_Bits
{
    Ifx_UReg_32Bit VDROOPREQ:2;       /**< \brief [1:0] Voltage Droop Request - VDROOPREQ (rwh) */
    Ifx_UReg_32Bit reserved_2:2;      /**< \brief [3:2] \internal Reserved */
    Ifx_UReg_32Bit VDTRUN:2;          /**< \brief [5:4] Voltage Droop Timer Run Status - VDTRUN (rh) */
    Ifx_UReg_32Bit reserved_6:2;      /**< \brief [7:6] \internal Reserved */
    Ifx_UReg_32Bit VDTOV:1;           /**< \brief [8:8] Voltage Droop Timer Overflow Status - VDTOV (rh) */
    Ifx_UReg_32Bit reserved_9:3;      /**< \brief [11:9] \internal Reserved */
    Ifx_UReg_32Bit VDTOVCLR:1;        /**< \brief [12:12] Voltage Droop Timer Overflow Status Clear - VDTOVCLR (w) */
    Ifx_UReg_32Bit reserved_13:3;     /**< \brief [15:13] \internal Reserved */
    Ifx_UReg_32Bit VDTCNT:10;         /**< \brief [25:16] Voltage Droop Timer Value - VDTCNT (rh) */
    Ifx_UReg_32Bit reserved_26:6;     /**< \brief [31:26] \internal Reserved */
} Ifx_SCU_PMTRCSR3_Bits;

/** \brief Reset Configuration Register */
typedef struct _Ifx_SCU_RSTCON_Bits
{
    Ifx_UReg_32Bit ESR0:2;            /**< \brief [1:0] ESR0 Reset Request Trigger Reset Configuration - ESR0 (rw) */
    Ifx_UReg_32Bit ESR1:2;            /**< \brief [3:2] ESR1 Reset Request Trigger Reset Configuration - ESR1 (rw) */
    Ifx_UReg_32Bit reserved_4:2;      /**< \brief [5:4] \internal Reserved */
    Ifx_UReg_32Bit SMU:2;             /**< \brief [7:6] SMU Reset Request Trigger Reset Configuration - SMU (rw) */
    Ifx_UReg_32Bit SW:2;              /**< \brief [9:8] SW Reset Request Trigger Reset Configuration - SW (rw) */
    Ifx_UReg_32Bit STM0:2;            /**< \brief [11:10] STM0 Reset Request Trigger Reset Configuration - STM0 (rw) */
    Ifx_UReg_32Bit STM1:2;            /**< \brief [13:12] STM1 Reset Request Trigger Reset Configuration (If Product has STM1) - STM1 (rw) */
    Ifx_UReg_32Bit STM2:2;            /**< \brief [15:14] STM2 Reset Request Trigger Reset Configuration (If Product has STM2) - STM2 (rw) */
    Ifx_UReg_32Bit STM3:2;            /**< \brief [17:16] STM3 Reset Request Trigger Reset Configuration (If Product has STM3) - STM3 (rw) */
    Ifx_UReg_32Bit reserved_18:2;     /**< \brief [19:18] \internal Reserved */
    Ifx_UReg_32Bit reserved_20:2;     /**< \brief [21:20] \internal Reserved */
    Ifx_UReg_32Bit reserved_22:10;    /**< \brief [31:22] \internal Reserved */
} Ifx_SCU_RSTCON_Bits;

/** \brief Additional Reset Control Register */
typedef struct _Ifx_SCU_RSTCON2_Bits
{
    Ifx_UReg_32Bit FRTO:1;            /**< \brief [0:0] Force Reset Timeout - FRTO (rw) */
    Ifx_UReg_32Bit CLRC:1;            /**< \brief [1:1] Clear Cold Reset Status - CLRC (w) */
    Ifx_UReg_32Bit reserved_2:1;      /**< \brief [2:2] \internal Reserved */
    Ifx_UReg_32Bit reserved_3:1;      /**< \brief [3:3] \internal Reserved */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:1;      /**< \brief [6:6] \internal Reserved */
    Ifx_UReg_32Bit CSSX:6;            /**< \brief [12:7] CPU x Shutdown State Reached - CSSx (rh) */
    Ifx_UReg_32Bit reserved_13:1;     /**< \brief [13:13] \internal Reserved */
    Ifx_UReg_32Bit reserved_14:1;     /**< \brief [14:14] \internal Reserved */
    Ifx_UReg_32Bit reserved_15:1;     /**< \brief [15:15] \internal Reserved */
    Ifx_UReg_32Bit USRINFO:16;        /**< \brief [31:16] User Information - USRINFO (rw) */
} Ifx_SCU_RSTCON2_Bits;

/** \brief Reset Configuration Register 3 */
typedef struct _Ifx_SCU_RSTCON3_Bits
{
    Ifx_UReg_32Bit reserved_0:32;     /**< \brief [31:0] \internal Reserved */
} Ifx_SCU_RSTCON3_Bits;

/** \brief Reset Status Register */
typedef struct _Ifx_SCU_RSTSTAT_Bits
{
    Ifx_UReg_32Bit ESR0:1;            /**< \brief [0:0] Reset Request Trigger Reset Status for ESR0 - ESR0 (rh) */
    Ifx_UReg_32Bit ESR1:1;            /**< \brief [1:1] Reset Request Trigger Reset Status for ESR1 - ESR1 (rh) */
    Ifx_UReg_32Bit reserved_2:1;      /**< \brief [2:2] \internal Reserved */
    Ifx_UReg_32Bit SMU:1;             /**< \brief [3:3] Reset Request Trigger Reset Status for SMU - SMU (rh) */
    Ifx_UReg_32Bit SW:1;              /**< \brief [4:4] Reset Request Trigger Reset Status for SW - SW (rh) */
    Ifx_UReg_32Bit STM0:1;            /**< \brief [5:5] Reset Request Trigger Reset Status for STM0 Compare Match - STM0 (rh) */
    Ifx_UReg_32Bit STM1:1;            /**< \brief [6:6] Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1) - STM1 (rh) */
    Ifx_UReg_32Bit STM2:1;            /**< \brief [7:7] Reset Request Trigger Reset Status for STM2 Compare Match (If Product has STM2) - STM2 (rh) */
    Ifx_UReg_32Bit STM3:1;            /**< \brief [8:8] Reset Request Trigger Reset Status for STM3 Compare Match (If Product has STM3) - STM3 (rh) */
    Ifx_UReg_32Bit reserved_9:1;      /**< \brief [9:9] \internal Reserved */
    Ifx_UReg_32Bit reserved_10:1;     /**< \brief [10:10] \internal Reserved */
    Ifx_UReg_32Bit reserved_11:5;     /**< \brief [15:11] \internal Reserved */
    Ifx_UReg_32Bit PORST:1;           /**< \brief [16:16] Reset Request Trigger Reset Status for PORST - PORST (rh) */
    Ifx_UReg_32Bit reserved_17:1;     /**< \brief [17:17] \internal Reserved */
    Ifx_UReg_32Bit CB0:1;             /**< \brief [18:18] Reset Request Trigger Reset Status for Cerberus System Reset - CB0 (rh) */
    Ifx_UReg_32Bit CB1:1;             /**< \brief [19:19] Reset Request Trigger Reset Status for Cerberus Debug Reset - CB1 (rh) */
    Ifx_UReg_32Bit CB3:1;             /**< \brief [20:20] Reset Request Trigger Reset Status for Cerberus Application Reset - CB3 (rh) */
    Ifx_UReg_32Bit reserved_21:1;     /**< \brief [21:21] \internal Reserved */
    Ifx_UReg_32Bit reserved_22:1;     /**< \brief [22:22] \internal Reserved */
    Ifx_UReg_32Bit EVRC:1;            /**< \brief [23:23] Reset Request Trigger Reset Status for EVRC - EVRC (rh) */
    Ifx_UReg_32Bit EVR33:1;           /**< \brief [24:24] Reset Request Trigger Reset Status for EVR33 - EVR33 (rh) */
    Ifx_UReg_32Bit SWD:1;             /**< \brief [25:25] Reset Request Trigger Reset Status for Supply Watchdog (SWD) - SWD (rh) */
    Ifx_UReg_32Bit HSMS:1;            /**< \brief [26:26] Reset Request Trigger Reset Status for HSM System Reset (HSM S) - HSMS (rh) */
    Ifx_UReg_32Bit HSMA:1;            /**< \brief [27:27] Reset Request Trigger Reset Status for HSM Application Reset (HSM A) - HSMA (rh) */
    Ifx_UReg_32Bit STBYR:1;           /**< \brief [28:28] Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR) - STBYR (rh) */
    Ifx_UReg_32Bit LBPORST:1;         /**< \brief [29:29] LBIST termination due to PORST (rh) */
    Ifx_UReg_32Bit LBTERM:1;          /**< \brief [30:30] LBIST was properly terminated (rh) */
    Ifx_UReg_32Bit reserved_31:1;     /**< \brief [31:31] \internal Reserved */
} Ifx_SCU_RSTSTAT_Bits;

/** \brief Safety ENDINIT Control Register 0 */
typedef struct _Ifx_SCU_SEICON0_Bits
{
    unsigned __sfrbit32 reserved_0:1;    /**< \brief [0:0] \internal Reserved */
    unsigned __sfrbit32 ENDINIT:1;       /**< \brief [1:1] End-of-Initialization Control Bit - ENDINIT (rwh) */
    unsigned __sfrbit32 EPW:14;          /**< \brief [15:2] User-Definable Safety ENDINIT Password Field - EPW (rwh) */
    unsigned __sfrbit32 REL:16;          /**< \brief [31:16] Reload Value for the Safety  ENDINIT Timeout Counter - REL (r) */
} Ifx_SCU_SEICON0_Bits;

/** \brief Safety ENDINIT Control Register 1 */
typedef struct _Ifx_SCU_SEICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit IR0:1;             /**< \brief [2:2] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit DR:1;              /**< \brief [3:3] Disable Request Control Bit - DR (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit IR1:1;             /**< \brief [5:5] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit reserved_6:26;     /**< \brief [31:6] \internal Reserved */
} Ifx_SCU_SEICON1_Bits;

/** \brief Safety ENDINIT Timeout Status Register */
typedef struct _Ifx_SCU_SEISR_Bits
{
    Ifx_UReg_32Bit AE:1;              /**< \brief [0:0] SEICON0 Access Error Status Flag - AE (rh) */
    Ifx_UReg_32Bit OE:1;              /**< \brief [1:1] SEI Timeout Overflow Error Status Flag - OE (rh) */
    Ifx_UReg_32Bit IS0:1;             /**< \brief [2:2] SEI Timeout Input Clock Status - IS0, IS1 (rh) */
    Ifx_UReg_32Bit DS:1;              /**< \brief [3:3] SEI Enable/Disable Status Flag - DS (rh) */
    Ifx_UReg_32Bit TO:1;              /**< \brief [4:4] SEI Time-Out Mode Flag - TO (rh) */
    Ifx_UReg_32Bit IS1:1;             /**< \brief [5:5] SEI Timeout Input Clock Status - IS0, IS1 (rh) */
    Ifx_UReg_32Bit reserved_6:10;     /**< \brief [15:6] \internal Reserved */
    Ifx_UReg_32Bit TIM:16;            /**< \brief [31:16] Timer Value - TIM (rh) */
} Ifx_SCU_SEISR_Bits;

/** \brief Start-up Configuration Register */
typedef struct _Ifx_SCU_STCON_Bits
{
    Ifx_UReg_32Bit reserved_0:13;     /**< \brief [12:0] \internal Reserved */
    Ifx_UReg_32Bit SFCBAE:1;          /**< \brief [13:13] Set Flash Config. Sector Access Enable - SFCBAE (w) */
    Ifx_UReg_32Bit CFCBAE:1;          /**< \brief [14:14] Clear Flash Config. Sector Access Enable - CFCBAE (w) */
    Ifx_UReg_32Bit STP:1;             /**< \brief [15:15] Start-up Protection Setting - STP (rwh) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_STCON_Bits;

/** \brief Start-up Memory Register 1 */
typedef struct _Ifx_SCU_STMEM1_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM1_Bits;

/** \brief Start-up Memory Register 2 */
typedef struct _Ifx_SCU_STMEM2_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM2_Bits;

/** \brief Start-up Memory Register 3 */
typedef struct _Ifx_SCU_STMEM3_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM3_Bits;

/** \brief Start-up Memory Register 4 */
typedef struct _Ifx_SCU_STMEM4_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM4_Bits;

/** \brief Start-up Memory Register 5 */
typedef struct _Ifx_SCU_STMEM5_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM5_Bits;

/** \brief Start-up Memory Register 6 */
typedef struct _Ifx_SCU_STMEM6_Bits
{
    Ifx_UReg_32Bit MEM:32;            /**< \brief [31:0] Memory - MEM (rw) */
} Ifx_SCU_STMEM6_Bits;

/** \brief Start-up Status Register */
typedef struct _Ifx_SCU_STSTAT_Bits
{
    Ifx_UReg_32Bit HWCFG:8;           /**< \brief [7:0] Hardware Configuration Setting - HWCFG (rh) */
    Ifx_UReg_32Bit FTM:7;             /**< \brief [14:8] Firmware Test Setting - FTM (rh) */
    Ifx_UReg_32Bit MODE:1;            /**< \brief [15:15] MODE - MODE (rh) */
    Ifx_UReg_32Bit FCBAE:1;           /**< \brief [16:16] Flash Config. Sector Access Enable - FCBAE (rh) */
    Ifx_UReg_32Bit LUDIS:1;           /**< \brief [17:17] Latch Update Disable - LUDIS (rh) */
    Ifx_UReg_32Bit reserved_18:1;     /**< \brief [18:18] \internal Reserved */
    Ifx_UReg_32Bit TRSTL:1;           /**< \brief [19:19] TRSTL Status - TRSTL (rh) */
    Ifx_UReg_32Bit SPDEN:1;           /**< \brief [20:20] Single Pin DAP Mode Enable - SPDEN (rh) */
    Ifx_UReg_32Bit reserved_21:1;     /**< \brief [21:21] \internal Reserved */
    Ifx_UReg_32Bit reserved_22:1;     /**< \brief [22:22] \internal Reserved */
    Ifx_UReg_32Bit reserved_23:1;     /**< \brief [23:23] \internal Reserved */
    Ifx_UReg_32Bit RAMINT:1;          /**< \brief [24:24] RAM Content Security Integrity - RAMINT (rh) */
    Ifx_UReg_32Bit reserved_25:3;     /**< \brief [27:25] \internal Reserved */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_SCU_STSTAT_Bits;

/** \brief Address Map Control Register */
typedef struct _Ifx_SCU_SWAPCTRL_Bits
{
    Ifx_UReg_32Bit ADDRCFG:2;         /**< \brief [1:0] Address Configuration (rw) */
    Ifx_UReg_32Bit SPARE:14;          /**< \brief [15:2] Spare address configuration registers (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_SWAPCTRL_Bits;

/** \brief Software Reset Configuration Register */
typedef struct _Ifx_SCU_SWRSTCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit SWRSTREQ:1;        /**< \brief [1:1] Software Reset Request - SWRSTREQ (w) */
    Ifx_UReg_32Bit reserved_2:6;      /**< \brief [7:2] \internal Reserved */
    Ifx_UReg_32Bit reserved_8:8;      /**< \brief [15:8] \internal Reserved */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_SWRSTCON_Bits;

/** \brief System Control Register */
typedef struct _Ifx_SCU_SYSCON_Bits
{
    Ifx_UReg_32Bit CCTRIG0:1;         /**< \brief [0:0] Capture Compare Trigger 0 - CCTRIG0 (rw) */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit RAMINTM:2;         /**< \brief [3:2] RAM Integrity Modify - RAMINTM (w) */
    Ifx_UReg_32Bit SETLUDIS:1;        /**< \brief [4:4] Set Latch Update Disable - SETLUDIS (w) */
    Ifx_UReg_32Bit reserved_5:1;      /**< \brief [5:5] \internal Reserved */
    Ifx_UReg_32Bit reserved_6:1;      /**< \brief [6:6] \internal Reserved */
    Ifx_UReg_32Bit reserved_7:1;      /**< \brief [7:7] \internal Reserved */
    Ifx_UReg_32Bit DDC:1;             /**< \brief [8:8] Disable DXCPL - DDC (rw) */
    Ifx_UReg_32Bit reserved_9:7;      /**< \brief [15:9] \internal Reserved */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_SYSCON_Bits;

/** \brief System PLL Configuration 0 Register */
typedef struct _Ifx_SCU_SYSPLLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:2;      /**< \brief [1:0] \internal Reserved */
    Ifx_UReg_32Bit MODEN:1;           /**< \brief [2:2] Modulation Enable - MODEN (rw) */
    Ifx_UReg_32Bit reserved_3:6;      /**< \brief [8:3] \internal Reserved */
    Ifx_UReg_32Bit NDIV:7;            /**< \brief [15:9] N-Divider Value - NDIV (rw) */
    Ifx_UReg_32Bit PLLPWD:1;          /**< \brief [16:16] System PLL Power Saving Mode - PLLPWD (rw) */
    Ifx_UReg_32Bit reserved_17:1;     /**< \brief [17:17] \internal Reserved */
    Ifx_UReg_32Bit RESLD:1;           /**< \brief [18:18] Restart DCO Lock Detection - RESLD (w) */
    Ifx_UReg_32Bit reserved_19:5;     /**< \brief [23:19] \internal Reserved */
    Ifx_UReg_32Bit PDIV:3;            /**< \brief [26:24] P-Divider Value - PDIV (rw) */
    Ifx_UReg_32Bit reserved_27:3;     /**< \brief [29:27] \internal Reserved */
    Ifx_UReg_32Bit INSEL:2;           /**< \brief [31:30] Input Selection - INSEL (rw) */
} Ifx_SCU_SYSPLLCON0_Bits;

/** \brief System PLL Configuration 1 Register */
typedef struct _Ifx_SCU_SYSPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;           /**< \brief [2:0] K2-Divider Value - K2DIV (rw) */
    Ifx_UReg_32Bit reserved_3:29;     /**< \brief [31:3] \internal Reserved */
} Ifx_SCU_SYSPLLCON1_Bits;

/** \brief System PLL Configuration 2 Register */
typedef struct _Ifx_SCU_SYSPLLCON2_Bits
{
    Ifx_UReg_32Bit MODCFG:16;         /**< \brief [15:0] Modulation Configuration - MODCFG (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_SYSPLLCON2_Bits;

/** \brief System PLL Status Register */
typedef struct _Ifx_SCU_SYSPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit PWDSTAT:1;         /**< \brief [1:1] System PLL Power-saving Mode Status - PWDSTAT (rh) */
    Ifx_UReg_32Bit LOCK:1;            /**< \brief [2:2] System PLL Lock Status - LOCK (rh) */
    Ifx_UReg_32Bit reserved_3:2;      /**< \brief [4:3] \internal Reserved */
    Ifx_UReg_32Bit K2RDY:1;           /**< \brief [5:5] K2 Divider Ready Status - K2RDY (rh) */
    Ifx_UReg_32Bit reserved_6:1;      /**< \brief [6:6] \internal Reserved */
    Ifx_UReg_32Bit MODRUN:1;          /**< \brief [7:7] Modulation Run - MODRUN (rh) */
    Ifx_UReg_32Bit reserved_8:24;     /**< \brief [31:8] \internal Reserved */
} Ifx_SCU_SYSPLLSTAT_Bits;

/** \brief Trap Clear Register */
typedef struct _Ifx_SCU_TRAPCLR_Bits
{
    Ifx_UReg_32Bit ESR0T:1;           /**< \brief [0:0] Clear Trap Request Flag ESR0T - ESR0T (w) */
    Ifx_UReg_32Bit ESR1T:1;           /**< \brief [1:1] Clear Trap Request Flag ESR1T - ESR1T (w) */
    Ifx_UReg_32Bit TRAP2:1;           /**< \brief [2:2] Clear Trap Request Flag TRAP2 - TRAP2 (w) */
    Ifx_UReg_32Bit SMUT:1;            /**< \brief [3:3] Clear Trap Request Flag SMUT - SMUT (w) */
    Ifx_UReg_32Bit reserved_4:28;     /**< \brief [31:4] \internal Reserved */
} Ifx_SCU_TRAPCLR_Bits;

/** \brief Trap Disable Register 0 */
typedef struct _Ifx_SCU_TRAPDIS0_Bits
{
    Ifx_UReg_32Bit CPU0ESR0T:1;       /**< \brief [0:0] Disable Trap Request ESR0T on CPU0 - CPU0ESR0T (rw) */
    Ifx_UReg_32Bit CPU0ESR1T:1;       /**< \brief [1:1] Disable Trap Request ESR1T on CPU0 - CPU0ESR1T (rw) */
    Ifx_UReg_32Bit CPU0TRAP2T:1;      /**< \brief [2:2] Disable Trap Request TRAP2T on CPU0 - CPU0TRAP2T (rw) */
    Ifx_UReg_32Bit CPU0SMUT:1;        /**< \brief [3:3] Disable Trap Request SMUT on CPU0 - CPU0SMUT (rw) */
    Ifx_UReg_32Bit reserved_4:4;      /**< \brief [7:4] \internal Reserved */
    Ifx_UReg_32Bit CPU1ESR0T:1;       /**< \brief [8:8] Disable Trap Request ESR0T on CPU1 (If product has CPU1) - CPU1ESR0T (rw) */
    Ifx_UReg_32Bit CPU1ESR1T:1;       /**< \brief [9:9] Disable Trap Request ESR1T on CPU1 (If product has CPU1) - CPU1ESR1T (rw) */
    Ifx_UReg_32Bit CPU1TRAP2T:1;      /**< \brief [10:10] Disable Trap Request TRAP2T on CPU1 (If product has CPU1) - CPU1TRAP2T (rw) */
    Ifx_UReg_32Bit CPU1SMUT:1;        /**< \brief [11:11] Disable Trap Request SMUT on CPU1 (If product has CPU1) - CPU1SMUT (rw) */
    Ifx_UReg_32Bit reserved_12:4;     /**< \brief [15:12] \internal Reserved */
    Ifx_UReg_32Bit CPU2ESR0T:1;       /**< \brief [16:16] Disable Trap Request ESR0T on CPU2 (If product has CPU2) - CPU2ESR0T (rw) */
    Ifx_UReg_32Bit CPU2ESR1T:1;       /**< \brief [17:17] Disable Trap Request ESR1T on CPU2 (If product has CPU2) - CPU2ESR1T (rw) */
    Ifx_UReg_32Bit CPU2TRAP2T:1;      /**< \brief [18:18] Disable Trap Request TRAP2T on CPU2 (If product has CPU2) - CPU2TRAP2T (rw) */
    Ifx_UReg_32Bit CPU2SMUT:1;        /**< \brief [19:19] Disable Trap Request SMUT on CPU2 (If product has CPU2) - CPU2SMUT (rw) */
    Ifx_UReg_32Bit reserved_20:4;     /**< \brief [23:20] \internal Reserved */
    Ifx_UReg_32Bit CPU3ESR0T:1;       /**< \brief [24:24] Disable Trap Request ESR0T on CPU3 (If product has CPU3) - CPU3ESR0T (rw) */
    Ifx_UReg_32Bit CPU3ESR1T:1;       /**< \brief [25:25] Disable Trap Request ESR1T on CPU3 (If product has CPU3) - CPU3ESR1T (rw) */
    Ifx_UReg_32Bit CPU3TRAP2T:1;      /**< \brief [26:26] Disable Trap Request TRAP2T on CPU3 (If product has CPU3) - CPU3TRAP2T (rw) */
    Ifx_UReg_32Bit CPU3SMUT:1;        /**< \brief [27:27] Disable Trap Request SMUT on CPU3 (If product has CPU3) - CPU3SMUT (rw) */
    Ifx_UReg_32Bit reserved_28:4;     /**< \brief [31:28] \internal Reserved */
} Ifx_SCU_TRAPDIS0_Bits;

/** \brief Trap Disable Register 1 */
typedef struct _Ifx_SCU_TRAPDIS1_Bits
{
    Ifx_UReg_32Bit reserved_0:4;      /**< \brief [3:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_4:4;      /**< \brief [7:4] \internal Reserved */
    Ifx_UReg_32Bit reserved_8:4;      /**< \brief [11:8] \internal Reserved */
    Ifx_UReg_32Bit reserved_12:4;     /**< \brief [15:12] \internal Reserved */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_TRAPDIS1_Bits;

/** \brief Trap Set Register */
typedef struct _Ifx_SCU_TRAPSET_Bits
{
    Ifx_UReg_32Bit ESR0T:1;           /**< \brief [0:0] Set Trap Request Flag ESR0T - ESR0T (w) */
    Ifx_UReg_32Bit ESR1T:1;           /**< \brief [1:1] Set Trap Request Flag ESR1T - ESR1T (w) */
    Ifx_UReg_32Bit TRAP2:1;           /**< \brief [2:2] Set Trap Request Flag TRAP2 - TRAP2 (w) */
    Ifx_UReg_32Bit SMUT:1;            /**< \brief [3:3] Set Trap Request Flag SMUT - SMUT (w) */
    Ifx_UReg_32Bit reserved_4:28;     /**< \brief [31:4] \internal Reserved */
} Ifx_SCU_TRAPSET_Bits;

/** \brief Trap Status Register */
typedef struct _Ifx_SCU_TRAPSTAT_Bits
{
    Ifx_UReg_32Bit ESR0T:1;           /**< \brief [0:0] ESR0 Trap Request Flag - ESR0T (rh) */
    Ifx_UReg_32Bit ESR1T:1;           /**< \brief [1:1] ESR1 Trap Request Flag - ESR1T (rh) */
    Ifx_UReg_32Bit TRAP2:1;           /**< \brief [2:2] Trap Bit 2 Request Flag - TRAP2 (rh) */
    Ifx_UReg_32Bit SMUT:1;            /**< \brief [3:3] SMU Alarm Trap Request Flag - SMUT (rh) */
    Ifx_UReg_32Bit reserved_4:28;     /**< \brief [31:4] \internal Reserved */
} Ifx_SCU_TRAPSTAT_Bits;

/** \brief CPU${y} WDT Control Register 0 */
typedef struct _Ifx_SCU_WDTCPU_CON0_Bits
{
    unsigned __sfrbit32 ENDINIT:1;       /**< \brief [0:0] End-of-Initialization Control Bit - ENDINIT (rwh) */
    unsigned __sfrbit32 LCK:1;           /**< \brief [1:1] Lock Bit to Control Access to WDTxCON0 - LCK (rwh) */
    unsigned __sfrbit32 PW:14;           /**< \brief [15:2] User-Definable Password Field for Access to WDTxCON0 - PW (rwh) */
    unsigned __sfrbit32 REL:16;          /**< \brief [31:16] Reload Value for the WDT (also Time Check Value) - REL (rw) */
} Ifx_SCU_WDTCPU_CON0_Bits;

/** \brief CPU${y} WDT Control Register 1 */
typedef struct _Ifx_SCU_WDTCPU_CON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;      /**< \brief [0:0] \internal Reserved */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit IR0:1;             /**< \brief [2:2] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit DR:1;              /**< \brief [3:3] Disable Request Control Bit - DR (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit IR1:1;             /**< \brief [5:5] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit UR:1;              /**< \brief [6:6] Unlock Restriction Request Control Bit - UR (rw) */
    Ifx_UReg_32Bit PAR:1;             /**< \brief [7:7] Password Auto-sequence Request Bit - PAR (rw) */
    Ifx_UReg_32Bit TCR:1;             /**< \brief [8:8] Counter Check Request Bit - TCR (rw) */
    Ifx_UReg_32Bit TCTR:7;            /**< \brief [15:9] Timer Check Tolerance Request - TCTR (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_WDTCPU_CON1_Bits;

/** \brief CPU${y} WDT Status Register */
typedef struct _Ifx_SCU_WDTCPU_SR_Bits
{
    Ifx_UReg_32Bit AE:1;              /**< \brief [0:0] Watchdog Access Error Status Flag - AE (rh) */
    Ifx_UReg_32Bit OE:1;              /**< \brief [1:1] Watchdog Overflow Error Status Flag - OE (rh) */
    Ifx_UReg_32Bit IS0:1;             /**< \brief [2:2] Watchdog Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit DS:1;              /**< \brief [3:3] Watchdog Enable/Disable Status Flag - DS (rh) */
    Ifx_UReg_32Bit TO:1;              /**< \brief [4:4] Watchdog Time-Out Mode Flag - TO (rh) */
    Ifx_UReg_32Bit IS1:1;             /**< \brief [5:5] Watchdog Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit US:1;              /**< \brief [6:6] SMU Unlock Restriction Status Flag - US (rh) */
    Ifx_UReg_32Bit PAS:1;             /**< \brief [7:7] Password Auto-sequence Status Flag - PAS (rh) */
    Ifx_UReg_32Bit TCS:1;             /**< \brief [8:8] Timer Check Status Flag - TCS (rh) */
    Ifx_UReg_32Bit TCT:7;             /**< \brief [15:9] Timer Check Tolerance - TCT (rh) */
    Ifx_UReg_32Bit TIM:16;            /**< \brief [31:16] Timer Value - TIM (rh) */
} Ifx_SCU_WDTCPU_SR_Bits;

/** \brief Safety WDT Control Register 0 */
typedef struct _Ifx_SCU_WDTS_CON0_Bits
{
    unsigned __sfrbit32 ENDINIT:1;       /**< \brief [0:0] End-of-Initialization Control Bit - ENDINIT (rwh) */
    unsigned __sfrbit32 LCK:1;           /**< \brief [1:1] Lock Bit to Control Access to WDTxCON0 - LCK (rwh) */
    unsigned __sfrbit32 PW:14;           /**< \brief [15:2] User-Definable Password Field for Access to WDTxCON0 - PW (rwh) */
    unsigned __sfrbit32 REL:16;          /**< \brief [31:16] Reload Value for the WDT (also Time Check Value) - REL (rw) */
} Ifx_SCU_WDTS_CON0_Bits;

/** \brief Safety WDT Control Register 1 */
typedef struct _Ifx_SCU_WDTS_CON1_Bits
{
    Ifx_UReg_32Bit CLRIRF:1;          /**< \brief [0:0] Clear Internal Reset Flag - CLRIRF (rwh) */
    Ifx_UReg_32Bit reserved_1:1;      /**< \brief [1:1] \internal Reserved */
    Ifx_UReg_32Bit IR0:1;             /**< \brief [2:2] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit DR:1;              /**< \brief [3:3] Disable Request Control Bit - DR (rw) */
    Ifx_UReg_32Bit reserved_4:1;      /**< \brief [4:4] \internal Reserved */
    Ifx_UReg_32Bit IR1:1;             /**< \brief [5:5] Input Frequency Request Control - IR1,IR0 (rw) */
    Ifx_UReg_32Bit UR:1;              /**< \brief [6:6] Unlock Restriction Request Control Bit - UR (rw) */
    Ifx_UReg_32Bit PAR:1;             /**< \brief [7:7] Password Auto-sequence Request Bit - PAR (rw) */
    Ifx_UReg_32Bit TCR:1;             /**< \brief [8:8] Counter Check Request Bit - TCR (rw) */
    Ifx_UReg_32Bit TCTR:7;            /**< \brief [15:9] Timer Check Tolerance Request - TCTR (rw) */
    Ifx_UReg_32Bit reserved_16:16;    /**< \brief [31:16] \internal Reserved */
} Ifx_SCU_WDTS_CON1_Bits;

/** \brief Safety WDT Status Register */
typedef struct _Ifx_SCU_WDTS_SR_Bits
{
    Ifx_UReg_32Bit AE:1;              /**< \brief [0:0] Watchdog Access Error Status Flag - AE (rh) */
    Ifx_UReg_32Bit OE:1;              /**< \brief [1:1] Watchdog Overflow Error Status Flag - OE (rh) */
    Ifx_UReg_32Bit IS0:1;             /**< \brief [2:2] Watchdog Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit DS:1;              /**< \brief [3:3] Watchdog Enable/Disable Status Flag - DS (rh) */
    Ifx_UReg_32Bit TO:1;              /**< \brief [4:4] Watchdog Time-Out Mode Flag - TO (rh) */
    Ifx_UReg_32Bit IS1:1;             /**< \brief [5:5] Watchdog Input Clock Status - IS1,IS0 (rh) */
    Ifx_UReg_32Bit US:1;              /**< \brief [6:6] SMU Unlock Restriction Status Flag - US (rh) */
    Ifx_UReg_32Bit PAS:1;             /**< \brief [7:7] Password Auto-sequence Status Flag - PAS (rh) */
    Ifx_UReg_32Bit TCS:1;             /**< \brief [8:8] Timer Check Status Flag - TCS (rh) */
    Ifx_UReg_32Bit TCT:7;             /**< \brief [15:9] Timer Check Tolerance - TCT (rh) */
    Ifx_UReg_32Bit TIM:16;            /**< \brief [31:16] Timer Value - TIM (rh) */
} Ifx_SCU_WDTS_SR_Bits;

/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_scu_Registers_union
 * \{   */
/** \brief Access Enable Register 00   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ACCEN00_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ACCEN00;

/** \brief Access Enable Register 01   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ACCEN01_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ACCEN01;

/** \brief Access Enable Register 10   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ACCEN10_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ACCEN10;

/** \brief Access Enable Register 11   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ACCEN11_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ACCEN11;

/** \brief Application Reset Disable Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ARSTDIS_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ARSTDIS;

/** \brief CCU Clock Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON0_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON0;

/** \brief CCU Clock Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON1_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON1;

/** \brief CCU Clock Control Register 2   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON2_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON2;

/** \brief CCU Clock Control Register 3   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON3_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON3;

/** \brief CCU Clock Control Register 4   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON4_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON4;

/** \brief CCU Clock Control Register 5   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON5_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON5;

/** \brief CCU Clock Control Register 6   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON6_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON6;

/** \brief CCU Clock Control Register 7   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON7_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON7;

/** \brief CCU Clock Control Register 8   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON8_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON8;

/** \brief CCU Clock Control Register 9   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CCUCON9_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_CCUCON9;

/** \brief Chip Identification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_CHIPID_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_CHIPID;

/** \brief Core Die Temperature Sensor Limit Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_DTSCLIM_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_DTSCLIM;

/** \brief Core Die Temperature Sensor Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_DTSCSTAT_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_DTSCSTAT;

/** \brief ENDINIT Global Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EICON0_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_EICON0;

/** \brief ENDINIT Global Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EICON1_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_EICON1;

/** \brief External Input Channel Register ${i}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EICR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EICR;

/** \brief External Input Filter Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EIFILT_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_EIFILT;

/** \brief External Input Flag Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EIFR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EIFR;

/** \brief ENDINIT Timeout Counter Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EISR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EISR;

/** \brief Emergency Stop Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EMSR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_EMSR;

/** \brief Emergency Stop Software set and clear register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EMSSW_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_EMSSW;

/** \brief ESR${x} Input Configuration Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ESRCFGX_ESRCFGX_Bits B;    /**< \brief Bitfield access */
} Ifx_SCU_ESRCFGX_ESRCFGX;

/** \brief ESR Output Configuration Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ESROCFG_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_ESROCFG;

/** \brief External Clock Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_EXTCON_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_EXTCON;

/** \brief Fractional Divider Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_FDR_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_FDR;

/** \brief Flag Modification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_FMR_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_FMR;

/** \brief Identification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_ID_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_ID;

/** \brief Flag Gating Register ${j}   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_IGCR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_IGCR;

/** \brief ESR Input Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_IN_Bits B;                /**< \brief Bitfield access */
} Ifx_SCU_IN;

/** \brief Input/Output Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_IOCR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_IOCR;

/** \brief Logic BIST Control 0 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL0_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL0;

/** \brief Logic BIST Control 1 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL1_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL1;

/** \brief Logic BIST Control 2 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL2_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL2;

/** \brief Logic BIST Control 3 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LBISTCTRL3_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_LBISTCTRL3;

/** \brief LCL CPU0 and CPU2 Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LCLCON0_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_LCLCON0;

/** \brief LCL CPU1 and CPU3 Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LCLCON1_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_LCLCON1;

/** \brief LCL Test Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_LCLTEST_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_LCLTEST;

/** \brief Manufacturer Identification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_MANID_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_MANID;

/** \brief ESR Output Modification Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_OMR_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_OMR;

/** \brief OSC Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_OSCCON_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_OSCCON;

/** \brief ESR Output Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_OUT_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_OUT;

/** \brief Overlay Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_OVCCON_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_OVCCON;

/** \brief Overlay Enable Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_OVCENABLE_Bits B;         /**< \brief Bitfield access */
} Ifx_SCU_OVCENABLE;

/** \brief Pad Disable Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PDISC_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_PDISC;

/** \brief ESR Pad Driver Mode Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PDR_Bits B;               /**< \brief Bitfield access */
} Ifx_SCU_PDR;

/** \brief Pattern Detection Result Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PDRR_Bits B;              /**< \brief Bitfield access */
} Ifx_SCU_PDRR;

/** \brief Peripheral PLL Configuration 0 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PERPLLCON0_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_PERPLLCON0;

/** \brief Peripheral PLL Configuration 1 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PERPLLCON1_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_PERPLLCON1;

/** \brief Peripheral PLL Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PERPLLSTAT_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_PERPLLSTAT;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR0_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR0;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR1_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR1;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR2_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR2;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR3_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR3;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR4_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR4;

/** \brief Power Management Control and Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMCSR5_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_PMCSR5;

/** \brief Power Management Status Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMSTAT0_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_PMSTAT0;

/** \brief Standby and Wake-up Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMSWCR1_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_PMSWCR1;

/** \brief Power Management Transition Control and Status Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMTRCSR0_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_PMTRCSR0;

/** \brief Power Management Transition Control and Status Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMTRCSR1_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_PMTRCSR1;

/** \brief Power Management Transition Control and Status Register 2   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMTRCSR2_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_PMTRCSR2;

/** \brief Power Management Transition Control and Status Register 3   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_PMTRCSR3_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_PMTRCSR3;

/** \brief Reset Configuration Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_RSTCON_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_RSTCON;

/** \brief Additional Reset Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_RSTCON2_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_RSTCON2;

/** \brief Reset Configuration Register 3   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_RSTCON3_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_RSTCON3;

/** \brief Reset Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_RSTSTAT_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_RSTSTAT;

/** \brief Safety ENDINIT Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SEICON0_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_SEICON0;

/** \brief Safety ENDINIT Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SEICON1_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_SEICON1;

/** \brief Safety ENDINIT Timeout Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SEISR_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_SEISR;

/** \brief Start-up Configuration Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STCON_Bits B;             /**< \brief Bitfield access */
} Ifx_SCU_STCON;

/** \brief Start-up Memory Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM1_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM1;

/** \brief Start-up Memory Register 2   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM2_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM2;

/** \brief Start-up Memory Register 3   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM3_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM3;

/** \brief Start-up Memory Register 4   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM4_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM4;

/** \brief Start-up Memory Register 5   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM5_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM5;

/** \brief Start-up Memory Register 6   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STMEM6_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STMEM6;

/** \brief Start-up Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_STSTAT_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_STSTAT;

/** \brief Address Map Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SWAPCTRL_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_SWAPCTRL;

/** \brief Software Reset Configuration Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SWRSTCON_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_SWRSTCON;

/** \brief System Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SYSCON_Bits B;            /**< \brief Bitfield access */
} Ifx_SCU_SYSCON;

/** \brief System PLL Configuration 0 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SYSPLLCON0_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_SYSPLLCON0;

/** \brief System PLL Configuration 1 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SYSPLLCON1_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_SYSPLLCON1;

/** \brief System PLL Configuration 2 Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SYSPLLCON2_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_SYSPLLCON2;

/** \brief System PLL Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_SYSPLLSTAT_Bits B;        /**< \brief Bitfield access */
} Ifx_SCU_SYSPLLSTAT;

/** \brief Trap Clear Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_TRAPCLR_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_TRAPCLR;

/** \brief Trap Disable Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_TRAPDIS0_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_TRAPDIS0;

/** \brief Trap Disable Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_TRAPDIS1_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_TRAPDIS1;

/** \brief Trap Set Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_TRAPSET_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_TRAPSET;

/** \brief Trap Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_TRAPSTAT_Bits B;          /**< \brief Bitfield access */
} Ifx_SCU_TRAPSTAT;

/** \brief CPU${y} WDT Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTCPU_CON0_Bits B;       /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_CON0;

/** \brief CPU${y} WDT Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTCPU_CON1_Bits B;       /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_CON1;

/** \brief CPU${y} WDT Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTCPU_SR_Bits B;         /**< \brief Bitfield access */
} Ifx_SCU_WDTCPU_SR;

/** \brief Safety WDT Control Register 0   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTS_CON0_Bits B;         /**< \brief Bitfield access */
} Ifx_SCU_WDTS_CON0;

/** \brief Safety WDT Control Register 1   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTS_CON1_Bits B;         /**< \brief Bitfield access */
} Ifx_SCU_WDTS_CON1;

/** \brief Safety WDT Status Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_SCU_WDTS_SR_Bits B;           /**< \brief Bitfield access */
} Ifx_SCU_WDTS_SR;

/** \}  */

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Scu_ESRCFGx_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief ESRCFGX object */
typedef volatile struct _Ifx_SCU_ESRCFGX
{
       Ifx_SCU_ESRCFGX_ESRCFGX             ESRCFGX;                /**< \brief 0, ESR${x} Input Configuration Register*/
} Ifx_SCU_ESRCFGX;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Scu_WDTCPU_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief WDTCPU object */
typedef volatile struct _Ifx_SCU_WDTCPU
{
       Ifx_SCU_WDTCPU_CON0                 CON0;                   /**< \brief 0, */
       Ifx_SCU_WDTCPU_CON1                 CON1;                   /**< \brief 4, */
       Ifx_SCU_WDTCPU_SR                   SR;                     /**< \brief 8, */
} Ifx_SCU_WDTCPU;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Scu_WDTS_struct
 * \{  */
/******************************************************************************/
/** \name Object L1
 * \{  */
/** \brief WDTS object */
typedef volatile struct _Ifx_SCU_WDTS
{
       Ifx_SCU_WDTS_CON0                   CON0;                   /**< \brief 0, Safety WDT Control Register 0*/
       Ifx_SCU_WDTS_CON1                   CON1;                   /**< \brief 4, Safety WDT Control Register 1*/
       Ifx_SCU_WDTS_SR                     SR;                     /**< \brief 8, Safety WDT Status Register*/
} Ifx_SCU_WDTS;
/** \}  */
/******************************************************************************/
/** \}  */
/******************************************************************************/
/******************************************************************************/

/******************************************************************************/
/** \addtogroup IfxSfr_Scu_Registers_struct
 * \{  */
/******************************************************************************/
/** \name Object L0
 * \{  */

/** \brief SCU object */
typedef volatile struct _Ifx_SCU
{
       Ifx_UReg_8Bit                       reserved_0[8];          /**< \brief 0, \internal Reserved */
       Ifx_SCU_ID                          ID;                     /**< \brief 8, Identification Register*/
       Ifx_UReg_8Bit                       reserved_C[4];          /**< \brief C, \internal Reserved */
       Ifx_SCU_OSCCON                      OSCCON;                 /**< \brief 10, OSC Control Register*/
       Ifx_SCU_SYSPLLSTAT                  SYSPLLSTAT;             /**< \brief 14, System PLL Status Register*/
       Ifx_SCU_SYSPLLCON0                  SYSPLLCON0;             /**< \brief 18, System PLL Configuration 0 Register*/
       Ifx_SCU_SYSPLLCON1                  SYSPLLCON1;             /**< \brief 1C, System PLL Configuration 1 Register*/
       Ifx_SCU_SYSPLLCON2                  SYSPLLCON2;             /**< \brief 20, System PLL Configuration 2 Register*/
       Ifx_SCU_PERPLLSTAT                  PERPLLSTAT;             /**< \brief 24, Peripheral PLL Status Register*/
       Ifx_SCU_PERPLLCON0                  PERPLLCON0;             /**< \brief 28, Peripheral PLL Configuration 0 Register*/
       Ifx_SCU_PERPLLCON1                  PERPLLCON1;             /**< \brief 2C, Peripheral PLL Configuration 1 Register*/
       Ifx_SCU_CCUCON0                     CCUCON0;                /**< \brief 30, CCU Clock Control Register 0*/
       Ifx_SCU_CCUCON1                     CCUCON1;                /**< \brief 34, CCU Clock Control Register 1*/
       Ifx_SCU_FDR                         FDR;                    /**< \brief 38, Fractional Divider Register*/
       Ifx_SCU_EXTCON                      EXTCON;                 /**< \brief 3C, External Clock Control Register*/
       Ifx_SCU_CCUCON2                     CCUCON2;                /**< \brief 40, CCU Clock Control Register 2*/
       Ifx_SCU_CCUCON3                     CCUCON3;                /**< \brief 44, CCU Clock Control Register 3*/
       Ifx_SCU_CCUCON4                     CCUCON4;                /**< \brief 48, CCU Clock Control Register 4*/
       Ifx_SCU_CCUCON5                     CCUCON5;                /**< \brief 4C, CCU Clock Control Register 5*/
       Ifx_SCU_RSTSTAT                     RSTSTAT;                /**< \brief 50, */
       Ifx_UReg_8Bit                       reserved_54[4];         /**< \brief 54, \internal Reserved */
       Ifx_SCU_RSTCON                      RSTCON;                 /**< \brief 58, */
       Ifx_SCU_ARSTDIS                     ARSTDIS;                /**< \brief 5C, */
       Ifx_SCU_SWRSTCON                    SWRSTCON;               /**< \brief 60, */
       Ifx_SCU_RSTCON2                     RSTCON2;                /**< \brief 64, */
       Ifx_SCU_RSTCON3                     RSTCON3;                /**< \brief 68, */
       Ifx_UReg_8Bit                       reserved_6C[4];         /**< \brief 6C, \internal Reserved */
       Ifx_SCU_ESRCFGX                     ESRCFGX[2];             /**< \brief 70, ESR${x} Input Configuration Register*/
       Ifx_SCU_ESROCFG                     ESROCFG;                /**< \brief 78, ESR Output Configuration Register*/
       Ifx_SCU_SYSCON                      SYSCON;                 /**< \brief 7C, System Control Register*/
       Ifx_SCU_CCUCON6                     CCUCON6;                /**< \brief 80, CCU Clock Control Register 6*/
       Ifx_SCU_CCUCON7                     CCUCON7;                /**< \brief 84, CCU Clock Control Register 7*/
       Ifx_SCU_CCUCON8                     CCUCON8;                /**< \brief 88, CCU Clock Control Register 8*/
       Ifx_SCU_CCUCON9                     CCUCON9;                /**< \brief 8C, CCU Clock Control Register 9*/
       Ifx_UReg_8Bit                       reserved_90[12];        /**< \brief 90, \internal Reserved */
       Ifx_SCU_PDR                         PDR;                    /**< \brief 9C, ESR Pad Driver Mode Register*/
       Ifx_SCU_IOCR                        IOCR;                   /**< \brief A0, Input/Output Control Register*/
       Ifx_SCU_OUT                         OUT;                    /**< \brief A4, ESR Output Register*/
       Ifx_SCU_OMR                         OMR;                    /**< \brief A8, ESR Output Modification Register*/
       Ifx_SCU_IN                          IN;                     /**< \brief AC, ESR Input Register*/
       Ifx_UReg_8Bit                       reserved_B0[16];        /**< \brief B0, \internal Reserved */
       Ifx_SCU_STSTAT                      STSTAT;                 /**< \brief C0, */
       Ifx_SCU_STCON                       STCON;                  /**< \brief C4, Start-up Configuration Register*/
       Ifx_SCU_PMCSR0                      PMCSR0;                 /**< \brief C8, Power Management Control and Status Register*/
       Ifx_SCU_PMCSR1                      PMCSR1;                 /**< \brief CC, Power Management Control and Status Register*/
       Ifx_SCU_PMCSR2                      PMCSR2;                 /**< \brief D0, Power Management Control and Status Register*/
       Ifx_SCU_PMCSR3                      PMCSR3;                 /**< \brief D4, Power Management Control and Status Register*/
       Ifx_SCU_PMCSR4                      PMCSR4;                 /**< \brief D8, Power Management Control and Status Register*/
       Ifx_SCU_PMCSR5                      PMCSR5;                 /**< \brief DC, Power Management Control and Status Register*/
       Ifx_UReg_8Bit                       reserved_E0[4];         /**< \brief E0, \internal Reserved */
       Ifx_SCU_PMSTAT0                     PMSTAT0;                /**< \brief E4, Power Management Status Register 0*/
       Ifx_SCU_PMSWCR1                     PMSWCR1;                /**< \brief E8, Standby and Wake-up Control Register 1*/
       Ifx_UReg_8Bit                       reserved_EC[16];        /**< \brief EC, \internal Reserved */
       Ifx_SCU_EMSR                        EMSR;                   /**< \brief FC, Emergency Stop Register*/
       Ifx_SCU_EMSSW                       EMSSW;                  /**< \brief 100, Emergency Stop Software set and clear register*/
       Ifx_SCU_DTSCSTAT                    DTSCSTAT;               /**< \brief 104, Core Die Temperature Sensor Status Register*/
       Ifx_SCU_DTSCLIM                     DTSCLIM;                /**< \brief 108, Core Die Temperature Sensor Limit Register*/
       Ifx_UReg_8Bit                       reserved_10C[20];       /**< \brief 10C, \internal Reserved */
       Ifx_SCU_TRAPDIS1                    TRAPDIS1;               /**< \brief 120, Trap Disable Register 1*/
       Ifx_SCU_TRAPSTAT                    TRAPSTAT;               /**< \brief 124, Trap Status Register*/
       Ifx_SCU_TRAPSET                     TRAPSET;                /**< \brief 128, Trap Set Register*/
       Ifx_SCU_TRAPCLR                     TRAPCLR;                /**< \brief 12C, Trap Clear Register*/
       Ifx_SCU_TRAPDIS0                    TRAPDIS0;               /**< \brief 130, Trap Disable Register 0*/
       Ifx_SCU_LCLCON0                     LCLCON0;                /**< \brief 134, LCL CPU0 and CPU2 Control Register*/
       Ifx_SCU_LCLCON1                     LCLCON1;                /**< \brief 138, LCL CPU1 and CPU3 Control Register*/
       Ifx_SCU_LCLTEST                     LCLTEST;                /**< \brief 13C, LCL Test Register*/
       Ifx_SCU_CHIPID                      CHIPID;                 /**< \brief 140, Chip Identification Register*/
       Ifx_SCU_MANID                       MANID;                  /**< \brief 144, Manufacturer Identification Register*/
       Ifx_UReg_8Bit                       reserved_148[4];        /**< \brief 148, \internal Reserved */
       Ifx_SCU_SWAPCTRL                    SWAPCTRL;               /**< \brief 14C, Address Map Control Register*/
       Ifx_UReg_8Bit                       reserved_150[20];       /**< \brief 150, \internal Reserved */
       Ifx_SCU_LBISTCTRL0                  LBISTCTRL0;             /**< \brief 164, Logic BIST Control 0 Register*/
       Ifx_SCU_LBISTCTRL1                  LBISTCTRL1;             /**< \brief 168, Logic BIST Control 1 Register*/
       Ifx_SCU_LBISTCTRL2                  LBISTCTRL2;             /**< \brief 16C, Logic BIST Control 2 Register*/
       Ifx_SCU_LBISTCTRL3                  LBISTCTRL3;             /**< \brief 170, Logic BIST Control 3 Register*/
       Ifx_UReg_8Bit                       reserved_174[16];       /**< \brief 174, \internal Reserved */
       Ifx_SCU_STMEM1                      STMEM1;                 /**< \brief 184, Start-up Memory Register 1*/
       Ifx_SCU_STMEM2                      STMEM2;                 /**< \brief 188, Start-up Memory Register 2*/
       Ifx_SCU_PDISC                       PDISC;                  /**< \brief 18C, Pad Disable Control Register*/
       Ifx_UReg_8Bit                       reserved_190[8];        /**< \brief 190, \internal Reserved */
       Ifx_SCU_PMTRCSR0                    PMTRCSR0;               /**< \brief 198, Power Management Transition Control and Status Register 0*/
       Ifx_SCU_PMTRCSR1                    PMTRCSR1;               /**< \brief 19C, Power Management Transition Control and Status Register 1*/
       Ifx_SCU_PMTRCSR2                    PMTRCSR2;               /**< \brief 1A0, Power Management Transition Control and Status Register 2*/
       Ifx_SCU_PMTRCSR3                    PMTRCSR3;               /**< \brief 1A4, Power Management Transition Control and Status Register 3*/
       Ifx_UReg_8Bit                       reserved_1A8[24];       /**< \brief 1A8, \internal Reserved */
       Ifx_SCU_STMEM3                      STMEM3;                 /**< \brief 1C0, Start-up Memory Register 3*/
       Ifx_SCU_STMEM4                      STMEM4;                 /**< \brief 1C4, Start-up Memory Register 4*/
       Ifx_SCU_STMEM5                      STMEM5;                 /**< \brief 1C8, Start-up Memory Register 5*/
       Ifx_SCU_STMEM6                      STMEM6;                 /**< \brief 1CC, Start-up Memory Register 6*/
       Ifx_UReg_8Bit                       reserved_1D0[16];       /**< \brief 1D0, \internal Reserved */
       Ifx_SCU_OVCENABLE                   OVCENABLE;              /**< \brief 1E0, Overlay Enable Register*/
       Ifx_SCU_OVCCON                      OVCCON;                 /**< \brief 1E4, Overlay Control Register*/
       Ifx_UReg_8Bit                       reserved_1E8[36];       /**< \brief 1E8, \internal Reserved */
       Ifx_SCU_EIFILT                      EIFILT;                 /**< \brief 20C, External Input Filter Register*/
       Ifx_SCU_EICR                        EICR[4];                /**< \brief 210, External Input Channel Register ${i}*/
       Ifx_SCU_EIFR                        EIFR;                   /**< \brief 220, External Input Flag Register*/
       Ifx_SCU_FMR                         FMR;                    /**< \brief 224, Flag Modification Register*/
       Ifx_SCU_PDRR                        PDRR;                   /**< \brief 228, Pattern Detection Result Register*/
       Ifx_SCU_IGCR                        IGCR[4];                /**< \brief 22C, Flag Gating Register ${j}*/
       Ifx_UReg_8Bit                       reserved_23C[16];       /**< \brief 23C, \internal Reserved */
       Ifx_SCU_WDTCPU                      WDTCPU[4];              /**< \brief 24C, */
       Ifx_UReg_8Bit                       reserved_27C[32];       /**< \brief 27C, \internal Reserved */
       Ifx_SCU_EICON0                      EICON0;                 /**< \brief 29C, ENDINIT Global Control Register 0*/
       Ifx_SCU_EICON1                      EICON1;                 /**< \brief 2A0, ENDINIT Global Control Register 1*/
       Ifx_SCU_EISR                        EISR;                   /**< \brief 2A4, ENDINIT Timeout Counter Status Register*/
       Ifx_SCU_WDTS                        WDTS;                   /**< \brief 2A8, Safety WDT Status Register*/
       Ifx_SCU_SEICON0                     SEICON0;                /**< \brief 2B4, Safety ENDINIT Control Register 0*/
       Ifx_SCU_SEICON1                     SEICON1;                /**< \brief 2B8, Safety ENDINIT Control Register 1*/
       Ifx_SCU_SEISR                       SEISR;                  /**< \brief 2BC, Safety ENDINIT Timeout Status Register*/
       Ifx_UReg_8Bit                       reserved_2C0[304];      /**< \brief 2C0, \internal Reserved */
       Ifx_SCU_ACCEN11                     ACCEN11;                /**< \brief 3F0, Access Enable Register 11*/
       Ifx_SCU_ACCEN10                     ACCEN10;                /**< \brief 3F4, Access Enable Register 10*/
       Ifx_SCU_ACCEN01                     ACCEN01;                /**< \brief 3F8, Access Enable Register 01*/
       Ifx_SCU_ACCEN00                     ACCEN00;                /**< \brief 3FC, Access Enable Register 00*/
} Ifx_SCU;

/** \}  */
/******************************************************************************/
/** \}  */


/******************************************************************************/

/******************************************************************************/


#line 57 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Infra\\Sfr\\TC38A\\_Reg\\IfxScu_reg.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Scu_Registers_Cfg_BaseAddress
 * \{  */

/** \brief SCU object */

/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Scu_Registers_Cfg_Scu
 * \{  */
/** \brief 8, Identification Register */


/** \brief 10, OSC Control Register */


/** \brief 14, System PLL Status Register */


/** \brief 18, System PLL Configuration 0 Register */


/** \brief 1C, System PLL Configuration 1 Register */


/** \brief 20, System PLL Configuration 2 Register */


/** \brief 24, Peripheral PLL Status Register */


/** \brief 28, Peripheral PLL Configuration 0 Register */


/** \brief 2C, Peripheral PLL Configuration 1 Register */


/** \brief 30, CCU Clock Control Register 0 */


/** \brief 34, CCU Clock Control Register 1 */


/** \brief 38, Fractional Divider Register */


/** \brief 3C, External Clock Control Register */


/** \brief 40, CCU Clock Control Register 2 */


/** \brief 44, CCU Clock Control Register 3 */


/** \brief 48, CCU Clock Control Register 4 */


/** \brief 4C, CCU Clock Control Register 5 */


/** \brief 50, Reset Status Register */


/** \brief 58, Reset Configuration Register */


/** \brief 5C, Application Reset Disable Register */


/** \brief 60, Software Reset Configuration Register */


/** \brief 64, Additional Reset Control Register */


/** \brief 68, Reset Configuration Register 3 */


/** \brief 70, ESR0 Input Configuration Register */

/** Alias (User Manual Name) for SCU_ESRCFGX0_ESRCFGX.
* To use register names with standard convension, please use SCU_ESRCFGX0_ESRCFGX.
*/


/** \brief 74, ESR1 Input Configuration Register */

/** Alias (User Manual Name) for SCU_ESRCFGX1_ESRCFGX.
* To use register names with standard convension, please use SCU_ESRCFGX1_ESRCFGX.
*/


/** \brief 78, ESR Output Configuration Register */


/** \brief 7C, System Control Register */


/** \brief 80, CCU Clock Control Register 6 */


/** \brief 84, CCU Clock Control Register 7 */


/** \brief 88, CCU Clock Control Register 8 */


/** \brief 8C, CCU Clock Control Register 9 */


/** \brief 9C, ESR Pad Driver Mode Register */


/** \brief A0, Input/Output Control Register */


/** \brief A4, ESR Output Register */


/** \brief A8, ESR Output Modification Register */


/** \brief AC, ESR Input Register */


/** \brief C0, Start-up Status Register */


/** \brief C4, Start-up Configuration Register */


/** \brief C8, Power Management Control and Status Register */


/** \brief CC, Power Management Control and Status Register */


/** \brief D0, Power Management Control and Status Register */


/** \brief D4, Power Management Control and Status Register */


/** \brief D8, Power Management Control and Status Register */


/** \brief DC, Power Management Control and Status Register */


/** \brief E4, Power Management Status Register 0 */


/** \brief E8, Standby and Wake-up Control Register 1 */


/** \brief FC, Emergency Stop Register */


/** \brief 100, Emergency Stop Software set and clear register */


/** \brief 104, Core Die Temperature Sensor Status Register */


/** \brief 108, Core Die Temperature Sensor Limit Register */


/** \brief 120, Trap Disable Register 1 */


/** \brief 124, Trap Status Register */


/** \brief 128, Trap Set Register */


/** \brief 12C, Trap Clear Register */


/** \brief 130, Trap Disable Register 0 */


/** \brief 134, LCL CPU0 and CPU2 Control Register */


/** \brief 138, LCL CPU1 and CPU3 Control Register */


/** \brief 13C, LCL Test Register */


/** \brief 140, Chip Identification Register */


/** \brief 144, Manufacturer Identification Register */


/** \brief 14C, Address Map Control Register */


/** \brief 164, Logic BIST Control 0 Register */


/** \brief 168, Logic BIST Control 1 Register */


/** \brief 16C, Logic BIST Control 2 Register */


/** \brief 170, Logic BIST Control 3 Register */


/** \brief 184, Start-up Memory Register 1 */


/** \brief 188, Start-up Memory Register 2 */


/** \brief 18C, Pad Disable Control Register */


/** \brief 198, Power Management Transition Control and Status Register 0 */


/** \brief 19C, Power Management Transition Control and Status Register 1 */


/** \brief 1A0, Power Management Transition Control and Status Register 2 */


/** \brief 1A4, Power Management Transition Control and Status Register 3 */


/** \brief 1C0, Start-up Memory Register 3 */


/** \brief 1C4, Start-up Memory Register 4 */


/** \brief 1C8, Start-up Memory Register 5 */


/** \brief 1CC, Start-up Memory Register 6 */


/** \brief 1E0, Overlay Enable Register */


/** \brief 1E4, Overlay Control Register */


/** \brief 20C, External Input Filter Register */


/** \brief 210, External Input Channel Register 0 */


/** \brief 214, External Input Channel Register 1 */


/** \brief 218, External Input Channel Register 2 */


/** \brief 21C, External Input Channel Register 3 */


/** \brief 220, External Input Flag Register */


/** \brief 224, Flag Modification Register */


/** \brief 228, Pattern Detection Result Register */


/** \brief 22C, Flag Gating Register 0 */


/** \brief 230, Flag Gating Register 1 */


/** \brief 234, Flag Gating Register 2 */


/** \brief 238, Flag Gating Register 3 */


/** \brief 24C, CPU0 WDT Control Register 0 */

/** Alias (User Manual Name) for SCU_WDTCPU0_CON0.
* To use register names with standard convension, please use SCU_WDTCPU0_CON0.
*/


/** \brief 250, CPU0 WDT Control Register 1 */

/** Alias (User Manual Name) for SCU_WDTCPU0_CON1.
* To use register names with standard convension, please use SCU_WDTCPU0_CON1.
*/


/** \brief 254, CPU0 WDT Status Register */

/** Alias (User Manual Name) for SCU_WDTCPU0_SR.
* To use register names with standard convension, please use SCU_WDTCPU0_SR.
*/


/** \brief 258, CPU1 WDT Control Register 0 */

/** Alias (User Manual Name) for SCU_WDTCPU1_CON0.
* To use register names with standard convension, please use SCU_WDTCPU1_CON0.
*/


/** \brief 25C, CPU1 WDT Control Register 1 */

/** Alias (User Manual Name) for SCU_WDTCPU1_CON1.
* To use register names with standard convension, please use SCU_WDTCPU1_CON1.
*/


/** \brief 260, CPU1 WDT Status Register */

/** Alias (User Manual Name) for SCU_WDTCPU1_SR.
* To use register names with standard convension, please use SCU_WDTCPU1_SR.
*/


/** \brief 264, CPU2 WDT Control Register 0 */

/** Alias (User Manual Name) for SCU_WDTCPU2_CON0.
* To use register names with standard convension, please use SCU_WDTCPU2_CON0.
*/


/** \brief 268, CPU2 WDT Control Register 1 */

/** Alias (User Manual Name) for SCU_WDTCPU2_CON1.
* To use register names with standard convension, please use SCU_WDTCPU2_CON1.
*/


/** \brief 26C, CPU2 WDT Status Register */

/** Alias (User Manual Name) for SCU_WDTCPU2_SR.
* To use register names with standard convension, please use SCU_WDTCPU2_SR.
*/


/** \brief 270, CPU3 WDT Control Register 0 */

/** Alias (User Manual Name) for SCU_WDTCPU3_CON0.
* To use register names with standard convension, please use SCU_WDTCPU3_CON0.
*/


/** \brief 274, CPU3 WDT Control Register 1 */

/** Alias (User Manual Name) for SCU_WDTCPU3_CON1.
* To use register names with standard convension, please use SCU_WDTCPU3_CON1.
*/


/** \brief 278, CPU3 WDT Status Register */

/** Alias (User Manual Name) for SCU_WDTCPU3_SR.
* To use register names with standard convension, please use SCU_WDTCPU3_SR.
*/


/** \brief 29C, ENDINIT Global Control Register 0 */


/** \brief 2A0, ENDINIT Global Control Register 1 */


/** \brief 2A4, ENDINIT Timeout Counter Status Register */


/** \brief 2A8, Safety WDT Control Register 0 */

/** Alias (User Manual Name) for SCU_WDTS_CON0.
* To use register names with standard convension, please use SCU_WDTS_CON0.
*/


/** \brief 2AC, Safety WDT Control Register 1 */

/** Alias (User Manual Name) for SCU_WDTS_CON1.
* To use register names with standard convension, please use SCU_WDTS_CON1.
*/


/** \brief 2B0, Safety WDT Status Register */

/** Alias (User Manual Name) for SCU_WDTS_SR.
* To use register names with standard convension, please use SCU_WDTS_SR.
*/


/** \brief 2B4, Safety ENDINIT Control Register 0 */


/** \brief 2B8, Safety ENDINIT Control Register 1 */


/** \brief 2BC, Safety ENDINIT Timeout Status Register */


/** \brief 3F0, Access Enable Register 11 */


/** \brief 3F4, Access Enable Register 10 */


/** \brief 3F8, Access Enable Register 01 */


/** \brief 3FC, Access Enable Register 00 */



/** \}  */

/******************************************************************************/

/******************************************************************************/


#line 66 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.h"


#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.asm.h"
/**
 * \file IfxScuWdt.asm.h
 * \brief SCU  basic functionality
 * \ingroup IfxLld_Scu
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Scu_Std_Wdt_Operative Wdt Operative Functionality
 * \ingroup IfxLld_Scu_Std_Wdt
 */






/** \addtogroup IfxLld_Scu_Std_Wdt_Operative
 * \{ */

/**
 * \brief SCUWDT Inline API utility to Calculte new 14-bit LFSR.
 *
 * This API will Calculte new 14-bit LFSR (Linear Feedback Shift Register) with characteristic polynomial
 * x14+x13+x12+x2+1.
 *
 * \param password Password for which LFSR value to be calculated.
 * \return New LFSR.
 */
static inline uint16 IfxScuWdt_calculateLfsr(uint16 password);
/** \}  */

/**
 * \brief SCUWDT Inline API utility to Calculte new 14-bit LFSR.
 */
















static inline uint16 IfxScuWdt_calculateLfsr(uint16 pwd)
{
    /* *INDENT-OFF* */
    uint32 temp = pwd;
    uint16 res;

    __asm("xor.t  %0,%1,13,%1,12 \n           xor.t  %0,%0,0,%1,11  \n           sh.xor.t %1,%0,0,%1,1  \n           mov d4,#0 \n           mov d5,#14 \n           extr.u %0,%1,e4     \n" : "=&d" (res) : "d" (temp));





    return res;
    /* *INDENT-ON* */
}


































#line 68 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h"
/**
 * \file IfxCpu_Intrinsics.h
 * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
 *
 * \version iLLD_1_0_1_15_0_1
 * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
 * \ingroup IfxLld_Cpu_Std
 *
 */




























































































































#line 69 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Scu\\Std\\IfxScuWdt.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Endinit operation Timeout counter
 */


/******************************************************************************/
/*-----------------------------Data Structures--------------------------------*/
/******************************************************************************/

/** \brief Configuration structure for Scu Watchdog.
 * IfxScuWdt_Config is a type describing configuration structure of CPU and
 * Safety WDT registers defined in IfxScuWdt.h file.
 */
typedef struct
{
    uint16            password;                            /**< \brief password for access to WDTxCON0 reg */
    uint16            reload;                              /**< \brief WDT reload value */
    IfxScu_WDTCON1_IR inputFrequency;                      /**< \brief input frequency of the WDT */
    boolean           disableWatchdog;                     /**< \brief Disable Request Control Bit */
    boolean           enableSmuRestriction;                /**< \brief Unlock Restriction Request Control Bit */
    boolean           enableAutomaticPasswordChange;       /**< \brief Password Auto-sequence Request Bit */
    boolean           enableTimerCheck;                    /**< \brief Counter Check Request Bit */
    boolean           enableTimerCheckTolerance;           /**< \brief Timer Check Tolerance Request */
    boolean           clrInternalResetFlag;                /**< \brief Clear Internal Reset Flag */
    IfxScu_WDTCON1_IR globalEndInitInputFrequency;         /**< \brief input frequency of the global End init WDT */
} IfxScuWdt_Config;

/** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Configuration
 * \{ */

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief SCUWDT API to initialize WDT configuration structure - Constructor
 *   This API initialize the ScuWdt configuration structure to default values, these default
 *   values are for software specific, not necessarily hardware reset values.
 *   User must use this API call before IfxScuWdt_Init API call
 * \param config ScuWdt configuration structure to be initialized
 * \return None
 */
extern void IfxScuWdt_initConfig(IfxScuWdt_Config *config);

/** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to CPU WDT Hardware module.
 *
 *   This API initialize the ScuWdt software driver and corresponding CPU WDT hardware module.
 *   User can configure project specific Watchdog password, Watchdog timer period and other settings
 *   with this interface.
 *   API corresponds to one instance of the hardware module.
 *   User must use this API call for each instance of the WDT hardware module used.
 * \param wdt reference to register map of CPU WDT hardware instance
 * \param config ScuWdt configuration structure
 * \return None
 */
extern void IfxScuWdt_initCpuWatchdog(Ifx_SCU_WDTCPU *wdt, const IfxScuWdt_Config *config);

/** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to Safety WDT Hardware module.
 *
 *   This API initialize the ScuWdt software driver and corresponding safety WDT hardware module.
 *   User can configure project specific Watchdog password, Watchdog timer period and other settings
 *   with this interface.
 *   API corresponds to one instance of the hardware module.
 *   User must use this API call for each instance of the WDT hardware module used.
 * \param wdt reference to register map of Safety WDT hardware instance
 * \param config ScuWdt configuration structure
 * \return None
 */
extern void IfxScuWdt_initSafetyWatchdog(Ifx_SCU_WDTS *wdt, const IfxScuWdt_Config *config);

/** \} */

/** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Endinit
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief SCUWDT Inline API to Clear ENDINIT bit provided by CPU WDT Hardware module.
 *
 * This Inline API will disable ENDINIT functionality provided by CPU WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call before modifying any ENDINIT protected register. User must
 * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
 * ENDINIT shall not be interrupted by another interrupt/call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);

/** \brief Clear the Global safety Endinit password (Inline)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_clearGlobalSafetyEndinitInline(uint16 password);

/** \brief SCUWDT Inline API to Clear ENDINIT bit provided by Safety WDT Hardware module.
 *
 * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call before modifying any ENDINIT protected register. User must
 * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
 * ENDINIT shall not be interrupted by another interrupt/call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_clearSafetyEndinitInline(uint16 password);

/** \brief API to fetch current password of global safety endinit Watchdog module.
 *
 * This API will fetch current global endinit password for Safety WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * This API is only meant to be used with startup routines where function call is not possible.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
static inline uint16 IfxScuWdt_getGlobalSafetyEndinitPasswordInline(void);

/** \brief SCUWDT Inline API to Set ENDINIT bit provided by CPU WDT Hardware module.
 *
 * This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call after modifying any ENDINIT protected register.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);

/** \brief Set the Global safety Endinit password (Inline)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_setGlobalSafetyEndinitInline(uint16 password);

/** \brief SCUWDT Inline API to Set ENDINIT bit provided by Safety WDT Hardware module.
 *
 * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call after modifying any ENDINIT protected register.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
static inline void IfxScuWdt_setSafetyEndinitInline(uint16 password);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief SCUWDT API to Clear ENDINIT bit provided by CPU WDT Hardware module.
 *
 *   This API will disable ENDINIT functionality provided by CPU WDT Hardware module.
 *   User need to use this API call before modifying any ENDINIT protected register. User must
 *   always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
 *   ENDINIT shall not be interrupted by another interrupt/call.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_clearCpuEndinit(uint16 password);

/** \brief API to Clear global ENDINIT bit provided by CPU WDT Hardware module.
 *
 * This API will disable ENDINIT functionality provided by CPU WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call before modifying any ENDINIT protected register. User must
 * always set the ENDINIT bit using other API IfxScuWdt_setGlobalEndinit. The sequence clear and set
 * ENDINIT shall not be interrupted by another interrupt/call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getGlobalEndinitPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_clearGlobalEndinit(uint16 password);

/** \brief API to Clear global safety ENDINIT bit provided by safety WDT Hardware module.
 *
 * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
 * This API is only meant to be used with startup routines where function call is not possible.
 * User need to use this API call before modifying any ENDINIT protected register. User must
 * always set the ENDINIT bit using other API IfxScuWdt_setGlobalSafetyEndinit. The sequence clear and set
 * ENDINIT shall not be interrupted by another interrupt/call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getGlobalSafetyEndinitPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_clearGlobalSafetyEndinit(uint16 password);

/** \brief SCUWDT API to Clear ENDINIT bit provided by Safety WDT Hardware module.
 *
 * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
 * User need to use this API call before modifying any ENDINIT protected register. User must
 * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
 * ENDINIT shall not be interrupted by another interrupt/call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_clearSafetyEndinit(uint16 password);

/** \brief SCUWDT API to set ENDINIT bit provided by CPU WDT Hardware module.
 *
 *   This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
 *   User need to use this API call after modifying any ENDINIT protected register.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_setCpuEndinit(uint16 password);

/** \brief API to set global ENDINIT bit provided by CPU WDT Hardware module.
 *
 *   This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
 *   User need to use this API call after modifying any ENDINIT protected register.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getGlobalEndinitPassword)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_setGlobalEndinit(uint16 password);

/** \brief API to set global safety ENDINIT bit provided by safety WDT Hardware module.
 *
 *   This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
 *   User need to use this API call after modifying any ENDINIT protected register.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getGlobalSafetyEndinitPassword)
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_setGlobalSafetyEndinit(uint16 password);

/** \brief SCUWDT API to Set ENDINIT bit provided by Safety WDT Hardware module.
 *
 * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
 * User need to use this API call after modifying any ENDINIT protected register.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_setSafetyEndinit(uint16 password);

/** \} */

/** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Operative
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief SCUWDT Inline API to fetch current password of CPU Watchdog module.
 *
 * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * This API is only meant to be used with startup routines where function call is not possible.
 * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
 * \return password Existing (Application specific) password for the Watchdog module.
 */
static inline uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog);

/** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
 * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
 * \return Endinit status for the CPU Watchdog module.
 */
static inline boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog);

/** \brief SCUWDT API to fetch current endinit of Safety/System Watchdog module.
 * \return Endinit status for the Safety Watchdog module.
 */
static inline boolean IfxScuWdt_getSafetyWatchdogEndInit(void);

/** \brief SCUWDT Inline API to fetch current password of Safety Watchdog module.
 *
 * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * This API is only meant to be used with startup routines where function call is not possible.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
static inline uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief SCUWDT API to change CPU Watchdog password.
 *
 *   This API will change password to new one for the corresponding to CPU WDT Hardware module.
 *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param newPassword Application specific new password to be changed for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword);

/** \brief SCUWDT API to change CPU Watchdog timer reload value.
 *
 * This API will change Watchdog timer reload value to new one for CPU WDT Hardware module.
 * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param reload Reload value for the timer.
 * \return None
 */
extern void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload);

/** \brief API to change global endinit password.
 *
 *   This API will change password to new one for the corresponding to CPU WDT Hardware module.
 *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getGlobalEndinitPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param newPassword Application specific new password to be changed for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_changeGlobalEndinitPassword(uint16 password, uint16 newPassword);

/** \brief API to change global safety endinit password.
 *
 *   This API will change password to new one for the corresponding to Safety WDT Hardware module.
 *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getGlobalSafetyEndinitPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param newPassword Application specific new password to be changed for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_changeGlobalSafetyEndinitPassword(uint16 password, uint16 newPassword);

/** \brief SCUWDT API to change Safety Watchdog password.
 *
 * This API will change password to new one for the corresponding to Safety WDT Hardware module.
 * User need to have the old password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param newPassword Application specific new password to be changed for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_changeSafetyWatchdogPassword(uint16 password, uint16 newPassword);

/** \brief SCUWDT API to change Safety Watchdog timer reload value.
 *
 * This API will change Watchdog timer reload value to new one for Safety WDT Hardware module.
 * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \param reload Reload value for the timer.
 * \return None
 */
extern void IfxScuWdt_changeSafetyWatchdogReload(uint16 password, uint16 reload);

/** \brief SCUWDT API to disable CPU Watchdog functionality.
 *
 * This API will disable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers will stop counting
 * after this API call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_disableCpuWatchdog(uint16 password);

/** \brief SCUWDT API to disable Safety Watchdog functionality.
 *
 * This API will disable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers will stop counting
 * after this API call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_disableSafetyWatchdog(uint16 password);

/** \brief SCUWDT API to enable CPU Watchdog functionality.
 *
 *   This API will enable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers need to be serviced
 *   periodically after this API call.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_enableCpuWatchdog(uint16 password);

/** \brief SCUWDT API to enable Safety Watchdog functionality.
 *
 * This API will enable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers need to be serviced
 * periodically after this API call.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_enableSafetyWatchdog(uint16 password);

/** \brief SCUWDT API to fetch current password of CPU Watchdog module.
 *
 * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
extern uint16 IfxScuWdt_getCpuWatchdogPassword(void);

/** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
 * \return Endinit status for the CPU Watchdog module.
 */
extern boolean IfxScuWdt_getCpuWatchdogEndInit(void);

/** \brief API to fetch current password of global endinit Watchdog module.
 *
 * This API will fetch current global endinit password for CPU WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * This API is only meant to be used with startup routines where function call is not possible.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
extern uint16 IfxScuWdt_getGlobalEndinitPassword(void);

/** \brief API to fetch current password of global safety endinit Watchdog module.
 *
 * This API will fetch current global endinit password for Safety WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * This API is only meant to be used with startup routines where function call is not possible.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
extern uint16 IfxScuWdt_getGlobalSafetyEndinitPassword(void);

/** \brief SCUWDT API to fetch current password of Safety Watchdog module.
 *
 * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
 * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
 * or store the password globally in a global variable at the application memory.
 * \return password Existing (Application specific) password for the Watchdog module.
 */
extern uint16 IfxScuWdt_getSafetyWatchdogPassword(void);

/** \brief SCUWDT API to service CPU Watchdog functionality.
 *
 *   This API will service Watchdog functionality corresponding to CPU WDT Hardware module.
 *   User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
 *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_serviceCpuWatchdog(uint16 password);

/** \brief SCUWDT API to service Safety Watchdog functionality.
 *
 * This API will service Watchdog functionality corresponding to Safety WDT Hardware module.
 * User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
 * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
 * \param password Existing (Application specific) password for the Watchdog module.
 * \return None
 */
extern void IfxScuWdt_serviceSafetyWatchdog(uint16 password);

/** \brief SCUWDT API to fetch current status of CPU Watchdog module.
 * \return status
 */
extern uint8 IfxScuWdt_getCpuWatchdogStatus(void);

/** \} */

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Enables the watchdog functionality with debugger connected,\n
 * debug interface will also be enabled, if not enabled already.
 * \return Status, Success = 0, Failure = 1.
 */
extern boolean IfxScuWdt_enableWatchdogWithDebugger(void);

/******************************************************************************/
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

static inline void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << (0u)) |
                           (0 << (1u)) |
                           (password << (2u)) |
                           (watchdog->CON0.B.REL << (16u));
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << (0u)) |
                       (1 << (1u)) |
                       (password << (2u)) |
                       (watchdog->CON0.B.REL << (16u));

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
    {}
}


static inline void IfxScuWdt_clearGlobalSafetyEndinitInline(uint16 password)
{
    /* Clear EndInit Watch-dog*/
    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (0xFFFCU << 16U) | (password << (2u));

    while (((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.ENDINIT == 1)
    {}
}


static inline void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                          (0 << (1u)) |
                          (password << (2u)) |
                          ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (0 << (0u)) |
                      (1 << (1u)) |
                      (password << (2u)) |
                      ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));

    /* read back ENDINIT and wait until it has been cleared */
    while ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.ENDINIT == 1)
    {}
}


static inline uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
{
    uint16 password;

    /* Read Password from CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
    password ^= 0x003F;

    return password;
}


static inline boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
{
    return (boolean)watchdog->CON0.B.ENDINIT;
}


static inline uint16 IfxScuWdt_getGlobalSafetyEndinitPasswordInline(void)
{
    /* Read Password from CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */

    uint16 password = ((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.EPW ^ 0x003F;
    return password;
}


static inline boolean IfxScuWdt_getSafetyWatchdogEndInit(void)
{
    return (boolean)((*(Ifx_SCU*)0xF0036000u)).WDTS.CON0.B.ENDINIT;
}


static inline uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void)
{
    uint16        password;
    Ifx_SCU_WDTS *watchdog = &((*(Ifx_SCU*)0xF0036000u)).WDTS;

    /* Read Password from Safety WDT CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
    password ^= 0x003F;

    return password;
}


static inline void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << (0u)) |
                           (0 << (1u)) |
                           (password << (2u)) |
                           (watchdog->CON0.B.REL << (16u));
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << (0u)) |
                       (1 << (1u)) |
                       (password << (2u)) |
                       (watchdog->CON0.B.REL << (16u));

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
    {}
}


static inline void IfxScuWdt_setGlobalSafetyEndinitInline(uint16 password)
{
    /* Set EndInit Watch-dog*/
    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (0xFFFCU << 16U) | (password << (2u)) | (1 << (1u));

    while (((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.ENDINIT == 0)
    {}
}


static inline void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                          (0 << (1u)) |
                          (password << (2u)) |
                          ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                      (1 << (1u)) |
                      (password << (2u)) |
                      ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));

    /* read back ENDINIT and wait until it has been cleared */
    while ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.ENDINIT == 0)
    {}
}



#line 62 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Port\\Std\\IfxPort.h"

#line 1 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\Service\\CpuGeneric\\_Utilities\\Ifx_Assert.h"
/**
 * \file Ifx_Assert.h
 * \brief Assert functions.
 * \ingroup library_srvsw_utilities_assert
 *
 * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
 *
 * $Date: 2014-02-28 14:15:42 GMT$
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup library_srvsw_utilities_assert Assertion
 * This module implements assertion functions.
 * \ingroup library_srvsw_utilities
 *
 */







/** \addtogroup library_srvsw_utilities_assert
 * \{ */








/** \brief Constant to be used to indicate  not implemented feature */

/** \brief Feature is not available on the selected hardware */






















/** \} */


#line 63 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\Libraries\\iLLD\\TC38A\\Tricore\\Port\\Std\\IfxPort.h"

/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Port_Std_Enum
 * \{ */
/** \brief The LVDS RX_DIS control function can be selected from the Port (default) or
 * HSCT module.declared in MODULE_PORTx.LPCRx
 */
typedef enum
{
    IfxPort_ControlledBy_port = 0,  /**< \brief port controlled by PORT Module */
    IfxPort_ControlledBy_hsct = 1   /**< \brief Port controlled by HSCT Module */
} IfxPort_ControlledBy;

/** \brief Ifx_P output modification modes definition.
 */
typedef enum
{
    IfxPort_InputMode_undefined    = -1,
    IfxPort_InputMode_noPullDevice = 0 << 3,
        IfxPort_InputMode_pullDown = 1U << 3,
        IfxPort_InputMode_pullUp   = 2U << 3  /**< \brief  */
} IfxPort_InputMode;

/** \brief specifies LVDS-M or LVDS-H mode as declare in Register MODULE_PORT.LPCRx.LVDSM
 */
typedef enum
{
    IfxPort_LvdsMode_high   = 0, /**< \brief LVDS-H Mode */
    IfxPort_LvdsMode_medium = 1  /**< \brief LVDS-M Mode */
} IfxPort_LvdsMode;

/** \brief Ifx_P input / output mode definition.
 *
 * \see Ifx_P.IOCR, IfxPort_setPinMode()
 */
typedef enum
{
    IfxPort_Mode_inputNoPullDevice      = 0,      /**< \brief Input, No pull device connected. */
    IfxPort_Mode_inputPullDown          = 8U,     /**< \brief Input, pull-down device connected. */
    IfxPort_Mode_inputPullUp            = 0x10U,  /**< \brief Input, pull-up device connected. */
    IfxPort_Mode_outputPushPullGeneral  = 0x80U,  /**< \brief Push-pull, General-purpose output */
    IfxPort_Mode_outputPushPullAlt1     = 0x88U,  /**< \brief Push-pull, Alternate output function 1. */
    IfxPort_Mode_outputPushPullAlt2     = 0x90U,  /**< \brief Push-pull, Alternate output function 2. */
    IfxPort_Mode_outputPushPullAlt3     = 0x98U,  /**< \brief Push-pull, Alternate output function 3. */
    IfxPort_Mode_outputPushPullAlt4     = 0xA0U,  /**< \brief Push-pull, Alternate output function 4. */
    IfxPort_Mode_outputPushPullAlt5     = 0xA8U,  /**< \brief Push-pull, Alternate output function 5. */
    IfxPort_Mode_outputPushPullAlt6     = 0xB0U,  /**< \brief Push-pull, Alternate output function 6. */
    IfxPort_Mode_outputPushPullAlt7     = 0xB8U,  /**< \brief Push-pull, Alternate output function 7. */
    IfxPort_Mode_outputOpenDrainGeneral = 0xC0U,  /**< \brief Open-drain, General-purpose output. */
    IfxPort_Mode_outputOpenDrainAlt1    = 0xC8U,  /**< \brief Open-drain, Alternate output function 1. */
    IfxPort_Mode_outputOpenDrainAlt2    = 0xD0U,  /**< \brief Open-drain, Alternate output function 2. */
    IfxPort_Mode_outputOpenDrainAlt3    = 0xD8U,  /**< \brief Open-drain, Alternate output function 3. */
    IfxPort_Mode_outputOpenDrainAlt4    = 0xE0U,  /**< \brief Open-drain, Alternate output function 4. */
    IfxPort_Mode_outputOpenDrainAlt5    = 0xE8U,  /**< \brief Open-drain, Alternate output function 5. */
    IfxPort_Mode_outputOpenDrainAlt6    = 0xF0U,  /**< \brief Open-drain, Alternate output function 6. */
    IfxPort_Mode_outputOpenDrainAlt7    = 0xF8U   /**< \brief Open-drain, Alternate output function 7. */
} IfxPort_Mode;

/** \brief Pin output alternate index
 */
typedef enum
{
    IfxPort_OutputIdx_general  = 0x10U << 3,
        IfxPort_OutputIdx_alt1 = 0x11U << 3,
        IfxPort_OutputIdx_alt2 = 0x12U << 3,
        IfxPort_OutputIdx_alt3 = 0x13U << 3,
        IfxPort_OutputIdx_alt4 = 0x14U << 3,
        IfxPort_OutputIdx_alt5 = 0x15U << 3,
        IfxPort_OutputIdx_alt6 = 0x16U << 3,
        IfxPort_OutputIdx_alt7 = 0x17U << 3
} IfxPort_OutputIdx;

/** \brief Pin output mode definition
 */
typedef enum
{
    IfxPort_OutputMode_pushPull      = 0x10U << 3,
        IfxPort_OutputMode_openDrain = 0x18U << 3,
        IfxPort_OutputMode_none      = 0
} IfxPort_OutputMode;

/** \brief Pad driver mode definition (strength and slew rate).
 *
 * \see Ifx_P.PDR, IfxPort_setPinPadDriver()
 */
typedef enum
{
    IfxPort_PadDriver_cmosAutomotiveSpeed1 = 0,  /**< \brief Speed grade 1. */
    IfxPort_PadDriver_cmosAutomotiveSpeed2 = 1,  /**< \brief Speed grade 2. */
    IfxPort_PadDriver_cmosAutomotiveSpeed3 = 2,  /**< \brief Speed grade 3. */
    IfxPort_PadDriver_cmosAutomotiveSpeed4 = 3,  /**< \brief Speed grade 4. */
    IfxPort_PadDriver_ttlSpeed1            = 8,  /**< \brief Speed grade 1. */
    IfxPort_PadDriver_ttlSpeed2            = 9,  /**< \brief Speed grade 2. */
    IfxPort_PadDriver_ttlSpeed3            = 10, /**< \brief Speed grade 3. */
    IfxPort_PadDriver_ttlSpeed4            = 11, /**< \brief Speed grade 4. */
    IfxPort_PadDriver_ttl3v3Speed1         = 12, /**< \brief 3.3v Pad supply speed1 */
    IfxPort_PadDriver_ttl3v3Speed2         = 13, /**< \brief 3.3v Pad supply speed2 */
    IfxPort_PadDriver_ttl3v3Speed3         = 14, /**< \brief 3.3v Pad supply speed3 */
    IfxPort_PadDriver_ttl3v3Speed4         = 15  /**< \brief 3.3v Pad supply speed4 */
} IfxPort_PadDriver;

/** \brief MODULE_PORTx.LPCRx.B.PS1.Selects between 5v and 3.3v on Vext supply for the LVDSM pair
 */
typedef enum
{
    IfxPort_PadSupply_3v = 0,  /**< \brief select,3.3v */
    IfxPort_PadSupply_5v = 1   /**< \brief select,5V */
} IfxPort_PadSupply;

/** \brief enable analog/digital mode for port pin, as Defined in MODULE_PORTx.PDISC
 */
typedef enum
{
    IfxPort_PinFunctionMode_digital = 0,  /**< \brief Pad Pn.x is enabled and can be selected for digital function */
    IfxPort_PinFunctionMode_analog  = 1   /**< \brief Pad Pn.x is enabled and can be selected for analog function */
} IfxPort_PinFunctionMode;

/** \brief Ifx_P output modification modes definition.
 *
 * \see Ifx_P.OMR, IfxPort_setPinState()
 */
typedef enum
{
    IfxPort_State_notChanged = (0 << 16) | (0 << 0),  /**< \brief Ifx_P pin is left unchanged. */
    IfxPort_State_high       = (0 << 16) | (1U << 0), /**< \brief Ifx_P pin is set to high. */
    IfxPort_State_low        = (1U << 16) | (0 << 0), /**< \brief Ifx_P pin is set to low. */
    IfxPort_State_toggled    = (1U << 16) | (1U << 0) /**< \brief Ifx_P pin is toggled. */
} IfxPort_State;

/** \} */

/** \brief Enable/DIsable LVDS direction TX or RX
 */
typedef enum
{
    IfxPort_LvdsDirection_rx = 0,  /**< \brief LVDS direction RX */
    IfxPort_LvdsDirection_tx = 1   /**< \brief LVDS direction TX */
} IfxPort_LvdsDirection;

/** \brief Enable/DIsable LVDS Path.declared in MODULE_PORTx.LPCRx.TX_EN and MODULE_PORTx.LPCRx.RX_EN
 */
typedef enum
{
    IfxPort_LvdsPath_enable  = 0, /**< \brief LVDS enabled */
    IfxPort_LvdsPath_disable = 1  /**< \brief LVDS disabled */
} IfxPort_LvdsPath;

/** \brief Specifies whether LVDS pull down resistor must be enabled/disabled as declared in Register MODULE_PORT.LPCRx.PWDPD
 */
typedef enum
{
    IfxPort_LvdsPullDown_disable = 0,  /**< \brief Disable Pull Down resistor */
    IfxPort_LvdsPullDown_enable  = 1   /**< \brief Enable Pull Down resistor */
} IfxPort_LvdsPullDown;

/** \brief Specifies LVDS-Termination mode as declare in Register MODULE_PORT.LPCRx.TERM
 */
typedef enum
{
    IfxPort_LvdsTerminationMode_external = 0,  /**< \brief Termination Mode External */
    IfxPort_LvdsTerminationMode_internal = 1   /**< \brief Termination Mode Internal */
} IfxPort_LvdsTerminationMode;

/******************************************************************************/
/*-----------------------------Data Structures--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Port_Std_DataStructures
 * \{ */
/** \brief To Configure LVDS mode
 */
typedef struct
{
    IfxPort_LvdsMode     lvdsMode;                   /**< \brief specifies LVDS-M or LVDS-H mode */
    IfxPort_ControlledBy enablePortControlled;       /**< \brief specifies whether LVDS is controlled by PORT or HSCT */
    IfxPort_PadSupply    padSupply;                  /**< \brief specify supply voltage */
} IfxPort_LvdsConfig;

/** \brief Defines a pin
 */
typedef struct
{
    Ifx_P *port;
    uint8  pinIndex;
} IfxPort_Pin;

/** \brief To configure pins
 */
typedef struct
{
    Ifx_P            *port;
    uint8             pinIndex;
    IfxPort_OutputIdx mode;
    IfxPort_PadDriver padDriver;
} IfxPort_Pin_Config;

/** \} */

/** \addtogroup IfxLld_Port_Std_SinglePin
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Return the port state.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the state should be returned.
 * \return Returns TRUE the pin is high; FALSE the pin is low
 *
 * Coding example:
 * \code
 *    if( IfxPort_getPinState(&MODULE_P33, 0) ) {
 *      // ...
 *    }
 * \endcode
 *
 */
static inline boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex);

/** \brief set analog/digital mode for pin
 * \param port Pointer to Port register space
 * \param pinIndex specifies the pin index
 * \param mode set analog/digital mode
 * \return None
 */
static inline void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode);

/** \brief Set the port output.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be set.
 * \return None
 *
 * Coding example:
 * \code
 * IfxPort_setPinHigh(&MODULE_P33, 0);
 * \endcode
 *
 * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_togglePin()
 *
 */
static inline void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex);

/** \brief Reset the port output.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be reset.
 * \return None
 *
 * Coding example:
 * \code
 * IfxPort_setPinLow(&MODULE_P33, 0);
 * \endcode
 *
 * \see IfxPort_setPinState(), IfxPort_setPinHigh(), IfxPort_togglePin()
 *
 */
static inline void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex);

/** \brief Configure the port input / output mode.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be configured.
 * \param mode Specifies the port pin mode.
 * \return None
 *
 * Coding example:
 * \code
 *     IfxPort_setPinModeInput(&MODULE_P33, 0, IfxPort_InputMode_pullUp);
 * \endcode
 *
 */
static inline void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode);

/** \brief Configure the port input / output mode.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be configured.
 * \param mode Specifies the port pin mode.
 * \param index Specifies the alternate (or general purpose) output channel.
 * \return None
 *
 * Coding example:
 * \code
 *     IfxPort_setPinModeOutput(&MODULE_P33, 0, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
 * \endcode
 *
 */
static inline void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index);

/** \brief Set / Resets / Toggle the port output.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to modify.
 * \param action Specifies the action: set, reset, toggle.
 * \return None
 *
 * Coding example:
 * \code
 * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
 * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
 * IfxPort_setPinState(&MODULE_P33, 0, IfxPort_State_toggled);
 * \endcode
 *
 */
static inline void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action);

/** \brief Toggle the port output.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be toggled.
 * \return None
 *
 * Coding example:
 * \code
 * IfxPort_togglePin(&MODULE_P33, 0);
 * \endcode
 *
 * \see IfxPort_setPinState(), IfxPort_setPinLow(), IfxPort_setPinHigh()
 *
 */
static inline void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Disable the emergency stop function.
 * This function disables the emergency stop function. A check is done on port functionality.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
 * \return Returns TRUE if the emergency stop function has been disabled; FALSE if the emergency stop function could not be disabled
 *
 * Coding example:
 * /code
 *     if( !IfxPort_disableEmergencyStop(&MODULE_P33, 0) )
 *     {
 *         // failed to disable emergency stop for P33.0
 *     }
 * /endcode
 *
 * \see IfxPort_disableEmergencyStop(), IfxPort_resetESR()
 *
 */
extern boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex);

/** \brief Enable the emergency stop function.
 * This function enables the emergency stop function. A check is done on port functionality.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
 * \return Returns TRUE if the emergency stop function has been enabled; FALSE if the emergency stop function could not be enabled
 *
 * Coding example:
 * \code
 *     if( !IfxPort_enableEmergencyStop(&MODULE_P33, 0) ) {
 *       // failed to enable emergency stop for P33.0
 *     }
 * \endcode
 *
 * \see IfxPort_disableEmergencyStop(), IfxPort_setESR()
 *
 */
extern boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex);

/** \brief Configure the port input / output mode.
 * Also Configures the P40/P41 Port for digital functionality
 * which bydefault support analog functionality.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin to be configured.
 * \param mode Specifies the port pin mode.
 * \return None
 *
 * Coding example:
 * \code
 *     IfxPort_setPinMode(&MODULE_P33, 0, IfxPort_Mode_outputPushPullGeneral);
 * \endcode
 *
 */
extern void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode);

/** \brief set lvds mode
 * \param port pointer to Port Register space
 * \param pinIndex specifies pin index
 * \param pinMode specifes the mode of pin
 * \param lvds config LVDS
 * \return None
 */
extern void IfxPort_setPinModeLVDS(Ifx_P *port, uint8 pinIndex, IfxPort_Mode pinMode, IfxPort_LvdsConfig *lvds);

/** \brief Configure the pad driver mode.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the mode will be set.
 * \param padDriver Specifies the driver mode.
 * \return None
 *
 * Coding example:
 * \code
 * // enable strong 3.3V driver
 * IfxPort_setPinPadDriver(&MODULE_P33, 0, IfxPort_PadDriver_cmosAutomotiveSpeed1);
 * \endcode
 *
 */
extern void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver);

/** \brief Enable the Pin Controller Selection.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the mode has to be set.
 * \return None
 */
extern void IfxPort_setPinControllerSelection(Ifx_P *port, uint8 pinIndex);

/** \brief Disable the Pin Controller Selection.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the mode has to be cleared.
 * \return None
 */
extern void IfxPort_resetPinControllerSelection(Ifx_P *port, uint8 pinIndex);

/** \} */

/** \addtogroup IfxLld_Port_Std_PortGroup
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Return the port group state
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex start at the given pin
 * \param mask selects the pins which should be read (starting from pinIndex)
 * \return Returns the selected pin values
 *
 * Coding example:
 * \code
 * // read the current value of P33[7:0]
 * uint16 value = IfxPort_getGroupState(&MODULE_P33, 0, 0xff);
 * \endcode
 *
 */
static inline uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask);

/** \brief Set the port group state.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex start at the given pin
 * \param mask selects the pins which should be modified (starting from pinIndex)
 * \param data specifies the value which should be set
 * \return None
 *
 * Coding example:
 * \code
 * // configure P33.[7:0] as GPIO outputs
 * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
 *
 * // set initial value
 * IfxPort_setGroupState(&MODULE_P33, 0, 0xff, 0x42);
 * \endcode
 *
 */
static inline void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Returns the module address of the selected Port module
 * \param port Pointer to PORT module registers
 * \return PORT module register address
 */
extern Ifx_P *IfxPort_getAddress(IfxPort_Index port);

/** \brief Return port index within IfxModule_IndexMap (defined in IfxPort_cfg.c)
 * \param port Pointer to the port for which the index number in IfxModule_IndexMap should be retrieved.
 * \return port index of IfxModule_IndexMap. return -1 in case of unknown port index.
 */
extern IfxPort_Index IfxPort_getIndex(Ifx_P *port);

/** \brief Set pin modes to input at the pin location specified by '1' by the mask
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex start at the given pin
 * \param mask selects the pins which should be modified (starting from pinIndex)
 * \param mode Specifies the port pin mode.
 * \return None
 *
 * Coding example:
 * \code
 * // configure P33.[7:0] as GPIO inputs with Pull-Down enabled
 * IfxPort_setGroupModeInput(&MODULE_P33, 0, 0xff, IfxPort_InputMode_pullDown);
 *  \endcode
 *
 */
extern void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode);

/** \brief Set pin modes to output at the pin location specified by '1' by the mask starting at pinIndex
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex start at the given pin
 * \param mask selects the pins which should be modified (starting from pinIndex)
 * \param mode Specifies the port pin mode.
 * \param index Specifies the alternate (or general purpose) output channel.
 * \return None
 *
 * Coding example:
 * \code
 * // configure P33.[7:0] as GPIO outputs
 * IfxPort_setGroupModeOutput(&MODULE_P33, 0, 0xff, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
 * \endcode
 *
 */
extern void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index);

/** \brief Set pad driver strength at the pin location specified by '1' by the mask
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex start at the given pin
 * \param mask selects the pins which should be modified (starting from pinIndex)
 * \param padDriver Specifies the pad driver strength.
 * \return None
 *
 * Coding example:
 * \code
 * // configure P33.[7:0] to use CMOS pad driver with speed 1
 * IfxPort_setGroupPadDriver(&MODULE_P33, 0, 0xff, IfxPort_PadDriver_cmosAutomotiveSpeed1);
 * \endcode
 *
 */
extern void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver);

/** \} */

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Disable the emergency stop function.
 * This function disables the emergency stop function. No check is done on port functionality.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the emergency stop function should be disabled.
 * \return None
 *
 * \see IfxPort_disableEmergencyStop()
 *
 */
extern void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex);

/** \brief Enable the emergency stop function.
 * This function enables the emergency stop function. No check is done on port functionality.
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the emergency stop function should be enabled.
 * \return None
 *
 * \see IfxPort_enableEmergencyStop()
 *
 */
extern void IfxPort_setESR(Ifx_P *port, uint8 pinIndex);

/**
 * \param port Pointer to the port which should be accessed.
 * \param pinIndex Specifies the pin for which the mode has to be set.
 * \param mode Selects the controller for the port pin(Tricore,EVADC,GETH,SCR etc)
 * 0-> normal function
 * 1-> Alternate functionality(SCR pin,EVADC PDD,GETH RGMII/MII etc)
 * \return None
 */
extern void IfxPort_modifyPinControllerSelection(Ifx_P *port, uint8 pinIndex, boolean mode);

/******************************************************************************/
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

static inline uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask)
{
    return (uint32)((port->IN.U) >> (pinIndex)) & mask;
}


static inline boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex)
{
    return (__getbit(&port->IN.U, pinIndex) != 0) ? (1u) : (0u);
}


static inline void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data)
{
    port->OUT.U = (port->OUT.U & ~((uint32)(mask)) << pinIndex) | (data << pinIndex);
}


static inline void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    port->PDISC.U |= (mode << pinIndex);
    IfxScuWdt_setCpuEndinit(passwd);
}


static inline void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_high);
}


static inline void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_low);
}


static inline void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
}


static inline void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)(index | mode));
}


static inline void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action)
{
    port->OMR.U = action << pinIndex;
}


static inline void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_toggled);
}



#line 51 "E:\\Projects\\Erika\\aurix_workspace\\can_erika\\ee\\..\\Libraries\\iLLD\\TC38A\\Tricore\\_PinMap\\IfxCan_PinMap.h"

/** \addtogroup IfxLld_Can_pinmap
 * \{ */

/** \brief RXD pin mapping structure */
typedef const struct
{
    Ifx_CAN*           module;   /**< \brief Base address */
    IfxCan_NodeId      nodeId;   /**< \brief Node ID */
    IfxPort_Pin        pin;      /**< \brief Port pin */
    Ifx_RxSel          select;   /**< \brief Input multiplexer value */
} IfxCan_Rxd_In;

/** \brief TXD pin mapping structure */
typedef const struct
{
    Ifx_CAN*           module;   /**< \brief Base address */
    IfxCan_NodeId      nodeId;   /**< \brief Node ID */
    IfxPort_Pin        pin;      /**< \brief Port pin */
    IfxPort_OutputIdx  select;   /**< \brief Port control code */
} IfxCan_Txd_Out;

extern IfxCan_Rxd_In IfxCan_RXD00A_P02_1_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00B_P20_7_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00C_P12_0_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00D_P33_12_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00E_P33_7_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00F_P01_8_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00G_P34_2_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD00H_P02_14_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD01A_P15_3_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD01B_P14_1_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD01C_P01_4_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD01D_P33_10_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD01E_P02_10_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD02A_P15_1_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD02B_P02_3_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD02C_P32_6_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD02D_P14_8_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD02E_P10_2_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD03A_P00_3_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD03B_P32_2_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD03C_P20_0_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD03D_P11_10_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD03E_P20_9_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD03F_P01_0_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD10A_P00_1_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD10B_P14_7_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD10C_P23_0_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD10D_P13_1_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD11A_P02_4_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD11B_P00_5_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD11C_P23_7_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD11D_P11_7_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD12A_P20_6_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD12B_P10_8_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD12C_P23_3_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD12D_P11_8_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD13A_P14_7_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD13B_P33_5_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD13C_P22_5_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD13D_P11_13_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD20A_P10_5_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD20B_P10_8_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD20C_P34_2_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD20D_P02_14_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD20E_P01_8_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD20F_P11_14_IN;  /**< \brief CAN receive input node 0 */
extern IfxCan_Rxd_In IfxCan_RXD21A_P00_3_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD21B_P13_12_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD21C_P20_0_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD21D_P32_2_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD21E_P01_0_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD21F_P22_7_IN;  /**< \brief CAN receive input node 1 */
extern IfxCan_Rxd_In IfxCan_RXD22A_P33_13_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD22B_P32_7_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD22C_P23_6_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD22D_P14_14_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD22E_P22_9_IN;  /**< \brief CAN receive input node 2 */
extern IfxCan_Rxd_In IfxCan_RXD23A_P14_10_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD23B_P23_3_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD23C_P14_15_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD23D_P13_5_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Rxd_In IfxCan_RXD23E_P22_11_IN;  /**< \brief CAN receive input node 3 */
extern IfxCan_Txd_Out IfxCan_TXD00_P01_13_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P02_0_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P02_13_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P12_1_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P20_8_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P33_13_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P33_8_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD00_P34_1_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD01_P01_3_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD01_P02_9_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD01_P14_0_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD01_P15_2_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD01_P33_9_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD02_P02_2_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD02_P10_3_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD02_P14_10_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD02_P15_0_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD02_P32_5_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD03_P00_2_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD03_P01_2_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD03_P11_12_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD03_P20_10_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD03_P20_3_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD03_P32_3_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD10_P00_0_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD10_P13_0_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD10_P14_9_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD10_P23_1_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD11_P00_4_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD11_P02_5_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD11_P11_0_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD11_P23_6_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD12_P10_7_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD12_P11_1_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD12_P20_7_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD12_P23_2_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD13_P11_4_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD13_P14_6_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD13_P22_4_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD13_P33_4_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD20_P01_13_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD20_P02_13_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD20_P10_6_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD20_P10_7_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD20_P11_5_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD20_P34_1_OUT;  /**< \brief CAN transmit output node 0 */
extern IfxCan_Txd_Out IfxCan_TXD21_P00_2_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD21_P01_2_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD21_P13_9_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD21_P20_3_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD21_P22_6_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD21_P32_3_OUT;  /**< \brief CAN transmit output node 1 */
extern IfxCan_Txd_Out IfxCan_TXD22_P14_13_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD22_P22_8_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD22_P23_5_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD22_P32_6_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD22_P33_12_OUT;  /**< \brief CAN transmit output node 2 */
extern IfxCan_Txd_Out IfxCan_TXD23_P13_4_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD23_P14_14_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD23_P14_9_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD23_P22_10_OUT;  /**< \brief CAN transmit output node 3 */
extern IfxCan_Txd_Out IfxCan_TXD23_P23_2_OUT;  /**< \brief CAN transmit output node 3 */

/** \brief Table dimensions */






/** \brief IfxCan_Rxd_In table */
extern const IfxCan_Rxd_In *IfxCan_Rxd_In_pinTable[3][4][8];

/** \brief IfxCan_Txd_Out table */
extern const IfxCan_Txd_Out *IfxCan_Txd_Out_pinTable[3][4][8];

/** \} */


#line 44 "E:/Projects/Erika/aurix_workspace/can_erika/ee/../Libraries/iLLD/TC38A/Tricore/_PinMap/IfxCan_PinMap.c"

IfxCan_Rxd_In IfxCan_RXD00A_P02_1_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)), 1}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD00B_P20_7_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003B400u)), 7}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD00C_P12_0_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AC00u)), 0}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD00D_P33_12_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C100u)),12}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD00E_P33_7_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C100u)), 7}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD00F_P01_8_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A100u)), 8}, Ifx_RxSel_f};
IfxCan_Rxd_In IfxCan_RXD00G_P34_2_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C200u)), 2}, Ifx_RxSel_g};
IfxCan_Rxd_In IfxCan_RXD00H_P02_14_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)),14}, Ifx_RxSel_h};
IfxCan_Rxd_In IfxCan_RXD01A_P15_3_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AF00u)), 3}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD01B_P14_1_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AE00u)), 1}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD01C_P01_4_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A100u)), 4}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD01D_P33_10_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003C100u)),10}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD01E_P02_10_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A200u)),10}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD02A_P15_1_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AF00u)), 1}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD02B_P02_3_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003A200u)), 3}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD02C_P32_6_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C000u)), 6}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD02D_P14_8_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AE00u)), 8}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD02E_P10_2_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AA00u)), 2}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD03A_P00_3_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003A000u)), 3}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD03B_P32_2_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003C000u)), 2}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD03C_P20_0_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B400u)), 0}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD03D_P11_10_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AB00u)),10}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD03E_P20_9_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B400u)), 9}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD03F_P01_0_IN = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003A100u)), 0}, Ifx_RxSel_f};
IfxCan_Rxd_In IfxCan_RXD10A_P00_1_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A000u)), 1}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD10B_P14_7_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AE00u)), 7}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD10C_P23_0_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003B700u)), 0}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD10D_P13_1_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AD00u)), 1}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD11A_P02_4_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A200u)), 4}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD11B_P00_5_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A000u)), 5}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD11C_P23_7_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B700u)), 7}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD11D_P11_7_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AB00u)), 7}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD12A_P20_6_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B400u)), 6}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD12B_P10_8_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AA00u)), 8}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD12C_P23_3_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B700u)), 3}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD12D_P11_8_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AB00u)), 8}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD13A_P14_7_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)), 7}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD13B_P33_5_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003C100u)), 5}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD13C_P22_5_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B600u)), 5}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD13D_P11_13_IN = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AB00u)),13}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD20A_P10_5_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AA00u)), 5}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD20B_P10_8_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AA00u)), 8}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD20C_P34_2_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C200u)), 2}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD20D_P02_14_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)),14}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD20E_P01_8_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A100u)), 8}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD20F_P11_14_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AB00u)),14}, Ifx_RxSel_f};
IfxCan_Rxd_In IfxCan_RXD21A_P00_3_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A000u)), 3}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD21B_P13_12_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AD00u)),12}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD21C_P20_0_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B400u)), 0}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD21D_P32_2_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003C000u)), 2}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD21E_P01_0_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A100u)), 0}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD21F_P22_7_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B600u)), 7}, Ifx_RxSel_f};
IfxCan_Rxd_In IfxCan_RXD22A_P33_13_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C100u)),13}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD22B_P32_7_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C000u)), 7}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD22C_P23_6_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B700u)), 6}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD22D_P14_14_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AE00u)),14}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD22E_P22_9_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B600u)), 9}, Ifx_RxSel_e};
IfxCan_Rxd_In IfxCan_RXD23A_P14_10_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)),10}, Ifx_RxSel_a};
IfxCan_Rxd_In IfxCan_RXD23B_P23_3_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B700u)), 3}, Ifx_RxSel_b};
IfxCan_Rxd_In IfxCan_RXD23C_P14_15_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)),15}, Ifx_RxSel_c};
IfxCan_Rxd_In IfxCan_RXD23D_P13_5_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AD00u)), 5}, Ifx_RxSel_d};
IfxCan_Rxd_In IfxCan_RXD23E_P22_11_IN = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B600u)),11}, Ifx_RxSel_e};
IfxCan_Txd_Out IfxCan_TXD00_P01_13_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A100u)),13}, IfxPort_OutputIdx_alt4};
IfxCan_Txd_Out IfxCan_TXD00_P02_0_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)), 0}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD00_P02_13_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)),13}, IfxPort_OutputIdx_alt4};
IfxCan_Txd_Out IfxCan_TXD00_P12_1_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AC00u)), 1}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD00_P20_8_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003B400u)), 8}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD00_P33_13_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C100u)),13}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD00_P33_8_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C100u)), 8}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD00_P34_1_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C200u)), 1}, IfxPort_OutputIdx_alt4};
IfxCan_Txd_Out IfxCan_TXD01_P01_3_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A100u)), 3}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD01_P02_9_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A200u)), 9}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD01_P14_0_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AE00u)), 0}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD01_P15_2_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AF00u)), 2}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD01_P33_9_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003C100u)), 9}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD02_P02_2_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003A200u)), 2}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD02_P10_3_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AA00u)), 3}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD02_P14_10_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AE00u)),10}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD02_P15_0_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AF00u)), 0}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD02_P32_5_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C000u)), 5}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD03_P00_2_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003A000u)), 2}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD03_P01_2_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003A100u)), 2}, IfxPort_OutputIdx_alt3};
IfxCan_Txd_Out IfxCan_TXD03_P11_12_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AB00u)),12}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD03_P20_10_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B400u)),10}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD03_P20_3_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B400u)), 3}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD03_P32_3_OUT = {&((*(Ifx_CAN*)0xF0200000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003C000u)), 3}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD10_P00_0_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A000u)), 0}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD10_P13_0_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AD00u)), 0}, IfxPort_OutputIdx_alt7};
IfxCan_Txd_Out IfxCan_TXD10_P14_9_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AE00u)), 9}, IfxPort_OutputIdx_alt4};
IfxCan_Txd_Out IfxCan_TXD10_P23_1_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003B700u)), 1}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD11_P00_4_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A000u)), 4}, IfxPort_OutputIdx_alt3};
IfxCan_Txd_Out IfxCan_TXD11_P02_5_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A200u)), 5}, IfxPort_OutputIdx_alt2};
IfxCan_Txd_Out IfxCan_TXD11_P11_0_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AB00u)), 0}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD11_P23_6_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B700u)), 6}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD12_P10_7_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AA00u)), 7}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD12_P11_1_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AB00u)), 1}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD12_P20_7_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B400u)), 7}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD12_P23_2_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B700u)), 2}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD13_P11_4_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AB00u)), 4}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD13_P14_6_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)), 6}, IfxPort_OutputIdx_alt4};
IfxCan_Txd_Out IfxCan_TXD13_P22_4_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B600u)), 4}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD13_P33_4_OUT = {&((*(Ifx_CAN*)0xF0210000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003C100u)), 4}, IfxPort_OutputIdx_alt7};
IfxCan_Txd_Out IfxCan_TXD20_P01_13_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A100u)),13}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD20_P02_13_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003A200u)),13}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD20_P10_6_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AA00u)), 6}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD20_P10_7_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AA00u)), 7}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD20_P11_5_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003AB00u)), 5}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD20_P34_1_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_0, {&((*(Ifx_P*)0xF003C200u)), 1}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD21_P00_2_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A000u)), 2}, IfxPort_OutputIdx_alt3};
IfxCan_Txd_Out IfxCan_TXD21_P01_2_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003A100u)), 2}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD21_P13_9_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003AD00u)), 9}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD21_P20_3_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B400u)), 3}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD21_P22_6_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003B600u)), 6}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD21_P32_3_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_1, {&((*(Ifx_P*)0xF003C000u)), 3}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD22_P14_13_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003AE00u)),13}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD22_P22_8_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B600u)), 8}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD22_P23_5_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003B700u)), 5}, IfxPort_OutputIdx_alt6};
IfxCan_Txd_Out IfxCan_TXD22_P32_6_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C000u)), 6}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD22_P33_12_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_2, {&((*(Ifx_P*)0xF003C100u)),12}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD23_P13_4_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AD00u)), 4}, IfxPort_OutputIdx_alt7};
IfxCan_Txd_Out IfxCan_TXD23_P14_14_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)),14}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD23_P14_9_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003AE00u)), 9}, IfxPort_OutputIdx_alt2};
IfxCan_Txd_Out IfxCan_TXD23_P22_10_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B600u)),10}, IfxPort_OutputIdx_alt5};
IfxCan_Txd_Out IfxCan_TXD23_P23_2_OUT = {&((*(Ifx_CAN*)0xF0220000u)), IfxCan_NodeId_3, {&((*(Ifx_P*)0xF003B700u)), 2}, IfxPort_OutputIdx_alt4};


const IfxCan_Rxd_In *IfxCan_Rxd_In_pinTable[3][4][8] = {
    {
        {
            &IfxCan_RXD00A_P02_1_IN,
            &IfxCan_RXD00B_P20_7_IN,
            &IfxCan_RXD00C_P12_0_IN,
            &IfxCan_RXD00D_P33_12_IN,
            &IfxCan_RXD00E_P33_7_IN,
            &IfxCan_RXD00F_P01_8_IN,
            &IfxCan_RXD00G_P34_2_IN,
            &IfxCan_RXD00H_P02_14_IN
        },
        {
            &IfxCan_RXD01A_P15_3_IN,
            &IfxCan_RXD01B_P14_1_IN,
            &IfxCan_RXD01C_P01_4_IN,
            &IfxCan_RXD01D_P33_10_IN,
            &IfxCan_RXD01E_P02_10_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD02A_P15_1_IN,
            &IfxCan_RXD02B_P02_3_IN,
            &IfxCan_RXD02C_P32_6_IN,
            &IfxCan_RXD02D_P14_8_IN,
            &IfxCan_RXD02E_P10_2_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD03A_P00_3_IN,
            &IfxCan_RXD03B_P32_2_IN,
            &IfxCan_RXD03C_P20_0_IN,
            &IfxCan_RXD03D_P11_10_IN,
            &IfxCan_RXD03E_P20_9_IN,
            &IfxCan_RXD03F_P01_0_IN,
            ((void *)0),
            ((void *)0)
        }
    },
    {
        {
            &IfxCan_RXD10A_P00_1_IN,
            &IfxCan_RXD10B_P14_7_IN,
            &IfxCan_RXD10C_P23_0_IN,
            &IfxCan_RXD10D_P13_1_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD11A_P02_4_IN,
            &IfxCan_RXD11B_P00_5_IN,
            &IfxCan_RXD11C_P23_7_IN,
            &IfxCan_RXD11D_P11_7_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD12A_P20_6_IN,
            &IfxCan_RXD12B_P10_8_IN,
            &IfxCan_RXD12C_P23_3_IN,
            &IfxCan_RXD12D_P11_8_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD13A_P14_7_IN,
            &IfxCan_RXD13B_P33_5_IN,
            &IfxCan_RXD13C_P22_5_IN,
            &IfxCan_RXD13D_P11_13_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        }
    },
    {
        {
            &IfxCan_RXD20A_P10_5_IN,
            &IfxCan_RXD20B_P10_8_IN,
            &IfxCan_RXD20C_P34_2_IN,
            &IfxCan_RXD20D_P02_14_IN,
            &IfxCan_RXD20E_P01_8_IN,
            &IfxCan_RXD20F_P11_14_IN,
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD21A_P00_3_IN,
            &IfxCan_RXD21B_P13_12_IN,
            &IfxCan_RXD21C_P20_0_IN,
            &IfxCan_RXD21D_P32_2_IN,
            &IfxCan_RXD21E_P01_0_IN,
            &IfxCan_RXD21F_P22_7_IN,
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD22A_P33_13_IN,
            &IfxCan_RXD22B_P32_7_IN,
            &IfxCan_RXD22C_P23_6_IN,
            &IfxCan_RXD22D_P14_14_IN,
            &IfxCan_RXD22E_P22_9_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_RXD23A_P14_10_IN,
            &IfxCan_RXD23B_P23_3_IN,
            &IfxCan_RXD23C_P14_15_IN,
            &IfxCan_RXD23D_P13_5_IN,
            &IfxCan_RXD23E_P22_11_IN,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        }
    }
};

const IfxCan_Txd_Out *IfxCan_Txd_Out_pinTable[3][4][8] = {
    {
        {
            &IfxCan_TXD00_P01_13_OUT,
            &IfxCan_TXD00_P02_0_OUT,
            &IfxCan_TXD00_P02_13_OUT,
            &IfxCan_TXD00_P12_1_OUT,
            &IfxCan_TXD00_P20_8_OUT,
            &IfxCan_TXD00_P33_8_OUT,
            &IfxCan_TXD00_P33_13_OUT,
            &IfxCan_TXD00_P34_1_OUT
        },
        {
            &IfxCan_TXD01_P01_3_OUT,
            &IfxCan_TXD01_P02_9_OUT,
            &IfxCan_TXD01_P14_0_OUT,
            &IfxCan_TXD01_P15_2_OUT,
            &IfxCan_TXD01_P33_9_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD02_P02_2_OUT,
            &IfxCan_TXD02_P10_3_OUT,
            &IfxCan_TXD02_P14_10_OUT,
            &IfxCan_TXD02_P15_0_OUT,
            &IfxCan_TXD02_P32_5_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD03_P00_2_OUT,
            &IfxCan_TXD03_P01_2_OUT,
            &IfxCan_TXD03_P11_12_OUT,
            &IfxCan_TXD03_P20_3_OUT,
            &IfxCan_TXD03_P20_10_OUT,
            &IfxCan_TXD03_P32_3_OUT,
            ((void *)0),
            ((void *)0)
        }
    },
    {
        {
            &IfxCan_TXD10_P00_0_OUT,
            &IfxCan_TXD10_P13_0_OUT,
            &IfxCan_TXD10_P14_9_OUT,
            &IfxCan_TXD10_P23_1_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD11_P00_4_OUT,
            &IfxCan_TXD11_P02_5_OUT,
            &IfxCan_TXD11_P11_0_OUT,
            &IfxCan_TXD11_P23_6_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD12_P10_7_OUT,
            &IfxCan_TXD12_P11_1_OUT,
            &IfxCan_TXD12_P20_7_OUT,
            &IfxCan_TXD12_P23_2_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD13_P11_4_OUT,
            &IfxCan_TXD13_P14_6_OUT,
            &IfxCan_TXD13_P22_4_OUT,
            &IfxCan_TXD13_P33_4_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0),
            ((void *)0)
        }
    },
    {
        {
            &IfxCan_TXD20_P01_13_OUT,
            &IfxCan_TXD20_P02_13_OUT,
            &IfxCan_TXD20_P10_6_OUT,
            &IfxCan_TXD20_P10_7_OUT,
            &IfxCan_TXD20_P11_5_OUT,
            &IfxCan_TXD20_P34_1_OUT,
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD21_P00_2_OUT,
            &IfxCan_TXD21_P01_2_OUT,
            &IfxCan_TXD21_P13_9_OUT,
            &IfxCan_TXD21_P20_3_OUT,
            &IfxCan_TXD21_P22_6_OUT,
            &IfxCan_TXD21_P32_3_OUT,
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD22_P14_13_OUT,
            &IfxCan_TXD22_P22_8_OUT,
            &IfxCan_TXD22_P23_5_OUT,
            &IfxCan_TXD22_P32_6_OUT,
            &IfxCan_TXD22_P33_12_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        },
        {
            &IfxCan_TXD23_P13_4_OUT,
            &IfxCan_TXD23_P14_9_OUT,
            &IfxCan_TXD23_P14_14_OUT,
            &IfxCan_TXD23_P22_10_OUT,
            &IfxCan_TXD23_P23_2_OUT,
            ((void *)0),
            ((void *)0),
            ((void *)0)
        }
    }
};
