// Seed: 1260682331
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge !id_1) id_1)
  else $display(id_1, 1'b0);
  if (id_1) begin : LABEL_0
    assign id_1 = id_1;
    wire id_2;
  end
  reg id_3;
  always @(negedge 1) id_3 <= 1;
  wire id_4;
  logic [7:0] id_5;
  wand id_6 = id_5[1] ^ "";
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8;
endmodule
