// Seed: 1873868187
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri1 id_17,
    input wor id_18,
    input wor id_19,
    input supply0 id_20,
    output supply1 id_21,
    output wand id_22,
    input supply1 id_23,
    input supply0 id_24,
    output supply1 id_25,
    output tri id_26,
    input wor id_27,
    output tri1 id_28,
    input tri id_29,
    input wand id_30,
    input supply1 id_31,
    output wand id_32,
    output wire id_33,
    input wand id_34,
    output tri id_35
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14
);
  id_16(
      .id_0(1), .id_1(1)
  ); id_17(
      .id_0(id_12), .id_1(1), .id_2(id_5 - id_10), .id_3(1 - 1)
  );
  assign id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13,
      id_12,
      id_1,
      id_4,
      id_5,
      id_12,
      id_1,
      id_13,
      id_7,
      id_9,
      id_10,
      id_0,
      id_14,
      id_1,
      id_2,
      id_7,
      id_10,
      id_4,
      id_12,
      id_7,
      id_3,
      id_6,
      id_0,
      id_3,
      id_1,
      id_6,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_3
  );
  assign modCall_1.id_32 = 0;
  wire id_18;
  wire id_19;
endmodule
