#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f7cb00 .scope module, "alu1_test" "alu1_test" 2 1;
 .timescale 0 0;
v0x1f9f260_0 .var "A", 0 0;
v0x1f9f320_0 .var "B", 0 0;
v0x1f9f430_0 .var "carryin", 0 0;
v0x1f9f4d0_0 .net "carryout", 0 0, L_0x1f9fd70;  1 drivers
v0x1f9f5c0_0 .var "control", 2 0;
v0x1f9f6b0_0 .net "out", 0 0, L_0x1fa1120;  1 drivers
S_0x1f7cc80 .scope module, "a1" "alu1" 2 27, 3 21 0, S_0x1f7cb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "control"
L_0x1f9f7a0 .functor XOR 1, v0x1f9f260_0, L_0x1f9f860, C4<0>, C4<0>;
v0x1f9e9c0_0 .net "A", 0 0, v0x1f9f430_0;  1 drivers
v0x1f9ead0_0 .net "B", 0 0, v0x1f9f260_0;  1 drivers
v0x1f9eb90_0 .net *"_s1", 0 0, L_0x1f9f860;  1 drivers
v0x1f9ec30_0 .net "carryin", 0 0, v0x1f9f320_0;  1 drivers
v0x1f9ecd0_0 .net "carryout", 0 0, L_0x1f9fd70;  alias, 1 drivers
v0x1f9edc0_0 .net "control", 2 0, v0x1f9f5c0_0;  1 drivers
v0x1f9ee60_0 .net "logicout", 0 0, L_0x1fa0c30;  1 drivers
v0x1f9ef90_0 .net "out", 0 0, L_0x1fa1120;  alias, 1 drivers
v0x1f9f030_0 .net "sum", 0 0, L_0x1f9fac0;  1 drivers
v0x1f9f160_0 .net "xor_input", 0 0, L_0x1f9f7a0;  1 drivers
L_0x1f9f860 .part v0x1f9f5c0_0, 0, 1;
L_0x1fa0e70 .part v0x1f9f5c0_0, 0, 2;
L_0x1fa1230 .part v0x1f9f5c0_0, 2, 1;
S_0x1f7ee90 .scope module, "f1" "full_adder" 3 28, 3 1 0, S_0x1f7cc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x1f9f9a0 .functor XOR 1, v0x1f9f430_0, L_0x1f9f7a0, C4<0>, C4<0>;
L_0x1f9fac0 .functor XOR 1, L_0x1f9f9a0, v0x1f9f320_0, C4<0>, C4<0>;
L_0x1f9fb50 .functor AND 1, v0x1f9f430_0, L_0x1f9f7a0, C4<1>, C4<1>;
L_0x1f9fc70 .functor AND 1, L_0x1f9f9a0, v0x1f9f320_0, C4<1>, C4<1>;
L_0x1f9fd70 .functor OR 1, L_0x1f9fb50, L_0x1f9fc70, C4<0>, C4<0>;
v0x1f7f060_0 .net "a", 0 0, v0x1f9f430_0;  alias, 1 drivers
v0x1f9ae00_0 .net "b", 0 0, L_0x1f9f7a0;  alias, 1 drivers
v0x1f9aec0_0 .net "cin", 0 0, v0x1f9f320_0;  alias, 1 drivers
v0x1f9af90_0 .net "cout", 0 0, L_0x1f9fd70;  alias, 1 drivers
v0x1f9b050_0 .net "partial_c1", 0 0, L_0x1f9fb50;  1 drivers
v0x1f9b160_0 .net "partial_c2", 0 0, L_0x1f9fc70;  1 drivers
v0x1f9b220_0 .net "partial_s", 0 0, L_0x1f9f9a0;  1 drivers
v0x1f9b2e0_0 .net "sum", 0 0, L_0x1f9fac0;  alias, 1 drivers
S_0x1f9b440 .scope module, "l1" "logicunit" 3 29, 4 2 0, S_0x1f7cc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x1f9fde0 .functor AND 1, v0x1f9f430_0, v0x1f9f260_0, C4<1>, C4<1>;
L_0x1f9ff00 .functor OR 1, v0x1f9f430_0, v0x1f9f260_0, C4<0>, C4<0>;
L_0x1f9ff90 .functor NOR 1, v0x1f9f430_0, v0x1f9f260_0, C4<0>, C4<0>;
L_0x1f9fa30 .functor XOR 1, v0x1f9f430_0, v0x1f9f260_0, C4<0>, C4<0>;
v0x1f9da60_0 .net "A", 0 0, v0x1f9f430_0;  alias, 1 drivers
v0x1f9db20_0 .net "B", 0 0, v0x1f9f260_0;  alias, 1 drivers
v0x1f9dbc0_0 .net "control", 1 0, L_0x1fa0e70;  1 drivers
v0x1f9dc90_0 .net "out", 0 0, L_0x1fa0c30;  alias, 1 drivers
v0x1f9dd80_0 .net "w1", 0 0, L_0x1f9fde0;  1 drivers
v0x1f9dec0_0 .net "w2", 0 0, L_0x1f9ff00;  1 drivers
v0x1f9dfb0_0 .net "w3", 0 0, L_0x1f9ff90;  1 drivers
v0x1f9e0a0_0 .net "w4", 0 0, L_0x1f9fa30;  1 drivers
S_0x1f9b6a0 .scope module, "m2" "mux4" 4 12, 5 16 0, S_0x1f9b440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x1f9d310_0 .net "A", 0 0, L_0x1f9fde0;  alias, 1 drivers
v0x1f9d3d0_0 .net "B", 0 0, L_0x1f9ff00;  alias, 1 drivers
v0x1f9d4a0_0 .net "C", 0 0, L_0x1f9ff90;  alias, 1 drivers
v0x1f9d5a0_0 .net "D", 0 0, L_0x1f9fa30;  alias, 1 drivers
v0x1f9d670_0 .net "control", 1 0, L_0x1fa0e70;  alias, 1 drivers
v0x1f9d760_0 .net "out", 0 0, L_0x1fa0c30;  alias, 1 drivers
v0x1f9d800_0 .net "w1", 0 0, L_0x1fa03a0;  1 drivers
v0x1f9d8f0_0 .net "w2", 0 0, L_0x1fa07e0;  1 drivers
L_0x1fa0460 .part L_0x1fa0e70, 0, 1;
L_0x1fa08f0 .part L_0x1fa0e70, 0, 1;
L_0x1fa0d40 .part L_0x1fa0e70, 1, 1;
S_0x1f9b950 .scope module, "m1" "mux2" 5 21, 5 2 0, S_0x1f9b6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x1fa0130 .functor NOT 1, L_0x1fa0460, C4<0>, C4<0>, C4<0>;
L_0x1fa01a0 .functor AND 1, L_0x1f9fde0, L_0x1fa0130, C4<1>, C4<1>;
L_0x1fa02a0 .functor AND 1, L_0x1f9ff00, L_0x1fa0460, C4<1>, C4<1>;
L_0x1fa03a0 .functor OR 1, L_0x1fa01a0, L_0x1fa02a0, C4<0>, C4<0>;
v0x1f9bbe0_0 .net "A", 0 0, L_0x1f9fde0;  alias, 1 drivers
v0x1f9bcc0_0 .net "B", 0 0, L_0x1f9ff00;  alias, 1 drivers
v0x1f9bd80_0 .net "control", 0 0, L_0x1fa0460;  1 drivers
v0x1f9be50_0 .net "not_control", 0 0, L_0x1fa0130;  1 drivers
v0x1f9bf10_0 .net "out", 0 0, L_0x1fa03a0;  alias, 1 drivers
v0x1f9c020_0 .net "wA", 0 0, L_0x1fa01a0;  1 drivers
v0x1f9c0e0_0 .net "wB", 0 0, L_0x1fa02a0;  1 drivers
S_0x1f9c220 .scope module, "m2" "mux2" 5 22, 5 2 0, S_0x1f9b6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x1fa0550 .functor NOT 1, L_0x1fa08f0, C4<0>, C4<0>, C4<0>;
L_0x1fa05e0 .functor AND 1, L_0x1f9ff90, L_0x1fa0550, C4<1>, C4<1>;
L_0x1fa06e0 .functor AND 1, L_0x1f9fa30, L_0x1fa08f0, C4<1>, C4<1>;
L_0x1fa07e0 .functor OR 1, L_0x1fa05e0, L_0x1fa06e0, C4<0>, C4<0>;
v0x1f9c480_0 .net "A", 0 0, L_0x1f9ff90;  alias, 1 drivers
v0x1f9c540_0 .net "B", 0 0, L_0x1f9fa30;  alias, 1 drivers
v0x1f9c600_0 .net "control", 0 0, L_0x1fa08f0;  1 drivers
v0x1f9c6d0_0 .net "not_control", 0 0, L_0x1fa0550;  1 drivers
v0x1f9c790_0 .net "out", 0 0, L_0x1fa07e0;  alias, 1 drivers
v0x1f9c8a0_0 .net "wA", 0 0, L_0x1fa05e0;  1 drivers
v0x1f9c960_0 .net "wB", 0 0, L_0x1fa06e0;  1 drivers
S_0x1f9caa0 .scope module, "m3" "mux2" 5 23, 5 2 0, S_0x1f9b6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x1fa0990 .functor NOT 1, L_0x1fa0d40, C4<0>, C4<0>, C4<0>;
L_0x1fa0a00 .functor AND 1, L_0x1fa03a0, L_0x1fa0990, C4<1>, C4<1>;
L_0x1fa0b30 .functor AND 1, L_0x1fa07e0, L_0x1fa0d40, C4<1>, C4<1>;
L_0x1fa0c30 .functor OR 1, L_0x1fa0a00, L_0x1fa0b30, C4<0>, C4<0>;
v0x1f9cd10_0 .net "A", 0 0, L_0x1fa03a0;  alias, 1 drivers
v0x1f9cde0_0 .net "B", 0 0, L_0x1fa07e0;  alias, 1 drivers
v0x1f9ceb0_0 .net "control", 0 0, L_0x1fa0d40;  1 drivers
v0x1f9cf80_0 .net "not_control", 0 0, L_0x1fa0990;  1 drivers
v0x1f9d020_0 .net "out", 0 0, L_0x1fa0c30;  alias, 1 drivers
v0x1f9d110_0 .net "wA", 0 0, L_0x1fa0a00;  1 drivers
v0x1f9d1d0_0 .net "wB", 0 0, L_0x1fa0b30;  1 drivers
S_0x1f9e1f0 .scope module, "m2" "mux2" 3 30, 5 2 0, S_0x1f7cc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x1fa0f10 .functor NOT 1, L_0x1fa1230, C4<0>, C4<0>, C4<0>;
L_0x1fa0f80 .functor AND 1, L_0x1fa0c30, L_0x1fa0f10, C4<1>, C4<1>;
L_0x1fa1020 .functor AND 1, L_0x1f9fac0, L_0x1fa1230, C4<1>, C4<1>;
L_0x1fa1120 .functor OR 1, L_0x1fa0f80, L_0x1fa1020, C4<0>, C4<0>;
v0x1f9e430_0 .net "A", 0 0, L_0x1fa0c30;  alias, 1 drivers
v0x1f9e4d0_0 .net "B", 0 0, L_0x1f9fac0;  alias, 1 drivers
v0x1f9e590_0 .net "control", 0 0, L_0x1fa1230;  1 drivers
v0x1f9e630_0 .net "not_control", 0 0, L_0x1fa0f10;  1 drivers
v0x1f9e6d0_0 .net "out", 0 0, L_0x1fa1120;  alias, 1 drivers
v0x1f9e7c0_0 .net "wA", 0 0, L_0x1fa0f80;  1 drivers
v0x1f9e880_0 .net "wB", 0 0, L_0x1fa1020;  1 drivers
    .scope S_0x1f7cb00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f9f5c0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x1f7cb00;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x1f9f260_0;
    %nor/r;
    %store/vec4 v0x1f9f260_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f7cb00;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x1f9f320_0;
    %nor/r;
    %store/vec4 v0x1f9f320_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f7cb00;
T_3 ;
    %delay 3, 0;
    %load/vec4 v0x1f9f430_0;
    %nor/r;
    %store/vec4 v0x1f9f430_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f7cb00;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "alu1.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1f7cb00 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f9f5c0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f9f5c0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1f9f5c0_0, 0, 3;
    %delay 16, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu1_tb.v";
    "alu1.v";
    "logicunit.v";
    "mux.v";
