/*
 * Semidrive X9 platform DMA slave id header file
 *
 * Copyright (C) 2019 Semidrive  Communications Inc.
 * This is slave id for dma mux,only for x9 chip platform. 
 * This file is licensed under a dual GPLv2 or X11 license.
 */
/*Next definition is for dma 35510000 ~ 35570000*/
#define X9_DMA_SLV_ID_CAN5 0
#define X9_DMA_SLV_ID_CAN6 1
#define X9_DMA_SLV_ID_CAN7 2
#define X9_DMA_SLV_ID_CAN8 3
#define X9_DMA_SLV_ID_DC1 4
#define X9_DMA_SLV_ID_DC2 5
#define X9_DMA_SLV_ID_DC3 6
#define X9_DMA_SLV_ID_DC4 7
#define X9_DMA_SLV_ID_DC5 8
#define X9_DMA_SLV_ID_DDR_SS 9
#define X9_DMA_SLV_ID_DP1 10
#define X9_DMA_SLV_ID_DP2 11
#define X9_DMA_SLV_ID_DP3 12
#define X9_DMA_SLV_ID_ETH2_REQ0 13
#define X9_DMA_SLV_ID_ETH2_REQ1 14
#define X9_DMA_SLV_ID_ETH2_REQ2 15
#define X9_DMA_SLV_ID_ETH2_REQ3 16
#define X9_DMA_SLV_ID_I2C5_TX 17
#define X9_DMA_SLV_ID_I2C5_RX 18
#define X9_DMA_SLV_ID_I2C6_TX 19
#define X9_DMA_SLV_ID_I2C6_RX 20
#define X9_DMA_SLV_ID_I2C7_TX 21
#define X9_DMA_SLV_ID_I2C7_RX 22
#define X9_DMA_SLV_ID_I2C8_TX 23
#define X9_DMA_SLV_ID_I2C8_RX 24
#define X9_DMA_SLV_ID_I2C9_TX 25
#define X9_DMA_SLV_ID_I2C9_RX 26
#define X9_DMA_SLV_ID_I2C10_TX 27
#define X9_DMA_SLV_ID_I2C10_RX 28
#define X9_DMA_SLV_ID_I2C11_TX 29
#define X9_DMA_SLV_ID_I2C11_RX 30
#define X9_DMA_SLV_ID_I2C12_TX 31
#define X9_DMA_SLV_ID_I2C12_RX 32
#define X9_DMA_SLV_ID_I2C13_TX 33
#define X9_DMA_SLV_ID_I2C13_RX 34
#define X9_DMA_SLV_ID_I2C14_TX 35
#define X9_DMA_SLV_ID_I2C14_RX 36
#define X9_DMA_SLV_ID_I2C15_TX 37
#define X9_DMA_SLV_ID_I2C15_RX 38
#define X9_DMA_SLV_ID_I2C16_TX 39
#define X9_DMA_SLV_ID_I2C16_RX 40
#define X9_DMA_SLV_ID_I2S_MC1_RX 41
#define X9_DMA_SLV_ID_I2S_MC1_TX 42
#define X9_DMA_SLV_ID_I2S_MC2_RX 43
#define X9_DMA_SLV_ID_I2S_MC2_TX 44
#define X9_DMA_SLV_ID_I2S_SC3_RX 45
#define X9_DMA_SLV_ID_I2S_SC3_TX 46
#define X9_DMA_SLV_ID_I2S_SC4_RX 47
#define X9_DMA_SLV_ID_I2S_SC4_TX 48
#define X9_DMA_SLV_ID_I2S_SC5_RX 49
#define X9_DMA_SLV_ID_I2S_SC5_TX 50
#define X9_DMA_SLV_ID_I2S_SC6_RX 51
#define X9_DMA_SLV_ID_I2S_SC6_TX 52
#define X9_DMA_SLV_ID_I2S_SC7_RX 53
#define X9_DMA_SLV_ID_I2S_SC7_TX 54
#define X9_DMA_SLV_ID_I2S_SC8_RX 55
#define X9_DMA_SLV_ID_I2S_SC8_TX 56
#define X9_DMA_SLV_ID_OSPI2_RX 57
#define X9_DMA_SLV_ID_OSPI2_TX 58
#define X9_DMA_SLV_ID_PWM3_REQ 59
#define X9_DMA_SLV_ID_PWM4_REQ 60
#define X9_DMA_SLV_ID_PWM5_REQ 61
#define X9_DMA_SLV_ID_PWM6_REQ 62
#define X9_DMA_SLV_ID_PWM7_REQ 63
#define X9_DMA_SLV_ID_PWM8_REQ 64
#define X9_DMA_SLV_ID_SPDIF1_RE 65
#define X9_DMA_SLV_ID_SPDIF2_RE 66
#define X9_DMA_SLV_ID_SPDIF3_RE 67
#define X9_DMA_SLV_ID_SPDIF4_RE 68
#define X9_DMA_SLV_ID_SPI5_RX 69
#define X9_DMA_SLV_ID_SPI5_TX 70
#define X9_DMA_SLV_ID_SPI6_RX 71
#define X9_DMA_SLV_ID_SPI6_TX 72
#define X9_DMA_SLV_ID_SPI7_RX 73
#define X9_DMA_SLV_ID_SPI7_TX 74
#define X9_DMA_SLV_ID_SPI8_RX 75
#define X9_DMA_SLV_ID_SPI8_TX 76
#define X9_DMA_SLV_ID_TIMER3_REQA 77
#define X9_DMA_SLV_ID_TIMER3_REQB 78
#define X9_DMA_SLV_ID_TIMER3_REQC 79
#define X9_DMA_SLV_ID_TIMER3_REQD 80
#define X9_DMA_SLV_ID_TIMER3_OVF 81
#define X9_DMA_SLV_ID_TIMER4_REQA 82
#define X9_DMA_SLV_ID_TIMER4_REQB 83
#define X9_DMA_SLV_ID_TIMER4_REQC 84
#define X9_DMA_SLV_ID_TIMER4_REQD 85
#define X9_DMA_SLV_ID_TIMER4_OVF 86
#define X9_DMA_SLV_ID_TIMER5_REQA 87
#define X9_DMA_SLV_ID_TIMER5_REQB 88
#define X9_DMA_SLV_ID_TIMER5_REQC 89
#define X9_DMA_SLV_ID_TIMER5_REQD 90
#define X9_DMA_SLV_ID_TIMER5_OVF 91
#define X9_DMA_SLV_ID_TIMER6_REQA 92
#define X9_DMA_SLV_ID_TIMER6_REQB 93
#define X9_DMA_SLV_ID_TIMER6_REQC 94
#define X9_DMA_SLV_ID_TIMER6_REQD 95
#define X9_DMA_SLV_ID_TIMER6_OVF 96
#define X9_DMA_SLV_ID_TIMER7_REQA 97
#define X9_DMA_SLV_ID_TIMER7_REQB 98
#define X9_DMA_SLV_ID_TIMER7_REQC 99
#define X9_DMA_SLV_ID_TIMER7_REQD 100
#define X9_DMA_SLV_ID_TIMER7_OVF 101
#define X9_DMA_SLV_ID_TIMER8_REQA 102
#define X9_DMA_SLV_ID_TIMER8_REQB 103
#define X9_DMA_SLV_ID_TIMER8_REQC 104
#define X9_DMA_SLV_ID_TIMER8_REQD 105
#define X9_DMA_SLV_ID_TIMER8_OVF 106
#define X9_DMA_SLV_ID_UART9_TX 107
#define X9_DMA_SLV_ID_UART9_RX 108
#define X9_DMA_SLV_ID_UART10_TX 109
#define X9_DMA_SLV_ID_UART10_RX 110
#define X9_DMA_SLV_ID_UART11_TX 111
#define X9_DMA_SLV_ID_UART11_RX 112
#define X9_DMA_SLV_ID_UART12_TX 113
#define X9_DMA_SLV_ID_UART12_RX 114
#define X9_DMA_SLV_ID_UART13_TX 115
#define X9_DMA_SLV_ID_UART13_RX 116
#define X9_DMA_SLV_ID_UART14_TX 117
#define X9_DMA_SLV_ID_UART14_RX 118
#define X9_DMA_SLV_ID_UART15_TX 119
#define X9_DMA_SLV_ID_UART15_RX 120
#define X9_DMA_SLV_ID_UART16_TX 121
#define X9_DMA_SLV_ID_UART16_RX 122
#define X9_DMA_SLV_ID_ADC 123
#define X9_DMA_SLV_ID_CAN9 124
#define X9_DMA_SLV_ID_CAN10 125
#define X9_DMA_SLV_ID_CAN11 126
#define X9_DMA_SLV_ID_CAN12 127
#define X9_DMA_SLV_ID_CAN13 128
#define X9_DMA_SLV_ID_CAN14 129
#define X9_DMA_SLV_ID_CAN15 130
#define X9_DMA_SLV_ID_CAN16 131
#define X9_DMA_SLV_ID_CAN17 132
#define X9_DMA_SLV_ID_CAN18 133
#define X9_DMA_SLV_ID_CAN19 134
#define X9_DMA_SLV_ID_CAN20 135

/*Next definition is for dma 35500000 Because DMA1 hs is different from dma2~8 so use same prefix*/

#define X9_DMA_SLV_ID_CAN1 0
#define X9_DMA_SLV_ID_CAN2 1
#define X9_DMA_SLV_ID_CAN3 2
#define X9_DMA_SLV_ID_CAN4 3
#define X9_DMA_SLV_ID_ETH1_REQ0 4
#define X9_DMA_SLV_ID_ETH1_REQ1 5
#define X9_DMA_SLV_ID_ETH1_REQ2 6
#define X9_DMA_SLV_ID_ETH1_REQ3 7
#define X9_DMA_SLV_ID_I2C1_TX 8
#define X9_DMA_SLV_ID_I2C1_RX 9
#define X9_DMA_SLV_ID_I2C2_TX 10
#define X9_DMA_SLV_ID_I2C2_RX 11
#define X9_DMA_SLV_ID_I2C3_TX 12
#define X9_DMA_SLV_ID_I2C3_RX 13
#define X9_DMA_SLV_ID_I2C4_TX 14
#define X9_DMA_SLV_ID_I2C4_RX 15
#define X9_DMA_SLV_ID_I2S_SC1_RX 16
#define X9_DMA_SLV_ID_I2S_SC1_TX 17
#define X9_DMA_SLV_ID_I2S_SC2_RX 18
#define X9_DMA_SLV_ID_I2S_SC2_TX 19
#define X9_DMA_SLV_ID_OSPI1_RX 20
#define X9_DMA_SLV_ID_OSPI1_TX 21
#define X9_DMA_SLV_ID_PWM1_REQ 22
#define X9_DMA_SLV_ID_PWM2_REQ 23
#define X9_DMA_SLV_ID_SPI1_RX 24
#define X9_DMA_SLV_ID_SPI1_TX 25
#define X9_DMA_SLV_ID_SPI2_RX 26
#define X9_DMA_SLV_ID_SPI2_TX 27
#define X9_DMA_SLV_ID_SPI3_RX 28
#define X9_DMA_SLV_ID_SPI3_TX 29
#define X9_DMA_SLV_ID_SPI4_RX 30
#define X9_DMA_SLV_ID_SPI4_TX 31
#define X9_DMA_SLV_ID_TIMER1_REQA 32
#define X9_DMA_SLV_ID_TIMER1_REQB 33
#define X9_DMA_SLV_ID_TIMER1_REQC 34
#define X9_DMA_SLV_ID_TIMER1_REQD 35
#define X9_DMA_SLV_ID_TIMER1_OVF 36
#define X9_DMA_SLV_ID_TIMER2_REQA 37
#define X9_DMA_SLV_ID_TIMER2_REQB 38
#define X9_DMA_SLV_ID_TIMER2_REQC 39
#define X9_DMA_SLV_ID_TIMER2_REQD 40
#define X9_DMA_SLV_ID_TIMER2_OVF 41
#define X9_DMA_SLV_ID_UART1_TX 42
#define X9_DMA_SLV_ID_UART1_RX 43
#define X9_DMA_SLV_ID_UART2_TX 44
#define X9_DMA_SLV_ID_UART2_RX 45
#define X9_DMA_SLV_ID_UART3_TX 46
#define X9_DMA_SLV_ID_UART3_RX 47
#define X9_DMA_SLV_ID_UART4_TX 48
#define X9_DMA_SLV_ID_UART4_RX 49
#define X9_DMA_SLV_ID_UART5_TX 50
#define X9_DMA_SLV_ID_UART5_RX 51
#define X9_DMA_SLV_ID_UART6_TX 52
#define X9_DMA_SLV_ID_UART6_RX 53
#define X9_DMA_SLV_ID_UART7_TX 54
#define X9_DMA_SLV_ID_UART7_RX 55
#define X9_DMA_SLV_ID_UART8_TX 56
#define X9_DMA_SLV_ID_UART8_RX 57
