$date
    Aug  7, 2024  00:46:09
$end
$version
    TOOL:	xmsim	23.09-s001
$end
$timescale
    1 ps
$end

$scope module counter_test $end
$var reg       5 !    data [4:0] $end
$var reg       1 "    load $end
$var reg       1 #    enable $end
$var reg       1 $    clk $end
$var reg       1 %    rst_ $end
$var reg       5 &    count [4:0] $end

$scope module uut $end
$var wire      5 '    data [4:0] $end
$var wire      1 (    load  $end
$var wire      1 )    enable  $end
$var wire      1 *    clk  $end
$var wire      1 +    rst_  $end
$var reg       5 ,    count [4:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b0 !
0"
0#
0$
0%
b0 &
b0 '
0(
0)
0*
0+
b0 ,
$end
#5000
1$
1*
#10000
1%
0$
0*
1+
#15000
1$
1*
#20000
1"
b10101 !
0$
0*
b10101 '
1(
#25000
1$
1*
b10101 ,
b10101 &
#30000
0"
1#
0$
0*
1)
0(
#35000
1$
1*
b10110 ,
b10110 &
#40000
0$
0*
#45000
1$
1*
b10111 ,
b10111 &
#50000
0$
0*
#55000
1$
1*
b11000 ,
b11000 &
#60000
0$
0*
#65000
1$
1*
b11001 ,
b11001 &
#70000
0$
0*
#75000
1$
1*
b11010 ,
b11010 &
#80000
0#
0$
0*
0)
#85000
1$
1*
#90000
1"
b1010 !
0$
0*
b1010 '
1(
#95000
1$
1*
b1010 ,
b1010 &
#100000
0"
1#
0$
0*
1)
0(
#105000
1$
1*
b1011 ,
b1011 &
#110000
0$
0*
#115000
1$
1*
b1100 ,
b1100 &
#120000
0$
0*
#125000
1$
1*
b1101 ,
b1101 &
#130000
0$
0*
#135000
1$
1*
b1110 ,
b1110 &
#140000
0$
0*
#145000
1$
1*
b1111 ,
b1111 &
#150000
