\XtoCValidation{Atan2 FiP32 CPU STM32F407ZG}
\begin{tabular}{l l}
\textbf{Date of Test} & 2017-03-02 \tabularnewline
\textbf{Target controller} & STM32F407ZG \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for Math block Atan2.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & ... & 315 \tabularnewline \hline
\textbf{CPU cycles} & 52 & 232 & ... & 328 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{y (DSP)} & 0 & 2147483647 & ... & 178433134 \tabularnewline \hline
\textbf{x (DSP)} & 0 & 0 & ... & -2140057858 \tabularnewline \hline
\textbf{y} & 0 & 1 & ... & 0.083 \tabularnewline \hline
\textbf{x} & 0 & 0 & ... & -0.997 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 0 & 0.5 & ... & 0.973 \tabularnewline \hline
\textbf{Exp. Out} & 0 & 0.5 & ... & 0.974 \tabularnewline \hline
\textbf{Out (DSP)} & 0 & 1073741823 & ... & 2090479220 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 0 & 1073741824 & ... & 2090621061 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$6.5193e-04 ($\pm$1400000 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 52 \tabularnewline \hline
Max CPU cycles & 382 \tabularnewline \hline
Avg CPU cycles & 266 \tabularnewline \hline
\end{XtoCtabular}
