[2025-09-16 21:19:32] START suite=cs trace=streaming_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2863189 heartbeat IPC: 3.493 cumulative IPC: 3.493 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5455906 heartbeat IPC: 3.857 cumulative IPC: 3.666 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5455906 cumulative IPC: 3.666 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5455906 cumulative IPC: 3.666 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19612688 heartbeat IPC: 0.7064 cumulative IPC: 0.7064 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 46153885 heartbeat IPC: 0.3768 cumulative IPC: 0.4914 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 65035255 heartbeat IPC: 0.5296 cumulative IPC: 0.5035 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 74247043 heartbeat IPC: 1.086 cumulative IPC: 0.5815 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 83823025 heartbeat IPC: 1.044 cumulative IPC: 0.638 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 94390601 heartbeat IPC: 0.9463 cumulative IPC: 0.6747 (Simulation time: 00 hr 10 min 09 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 105682369 heartbeat IPC: 0.8856 cumulative IPC: 0.6984 (Simulation time: 00 hr 11 min 26 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 117406181 heartbeat IPC: 0.853 cumulative IPC: 0.7146 (Simulation time: 00 hr 12 min 43 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 136680018 heartbeat IPC: 0.5188 cumulative IPC: 0.6858 (Simulation time: 00 hr 14 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 144358844 cumulative IPC: 0.6927 (Simulation time: 00 hr 15 min 37 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 144358844 cumulative IPC: 0.6927 (Simulation time: 00 hr 15 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6927 instructions: 100000003 cycles: 144358844
CPU 0 Branch Prediction Accuracy: 99.68% MPKI: 0.04206 Average ROB Occupancy at Mispredict: 4.841e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00641
BRANCH_INDIRECT: 0.02944
BRANCH_CONDITIONAL: 0.00621
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1744719
LQ_STALL: 213333
SQ_STALL: 150904


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 309.4794
REPLAY_LOAD: 177.57947
NON_REPLAY_LOAD: 33.464424

== Total ==
ADDR_TRANS: 390563
REPLAY_LOAD: 429032
NON_REPLAY_LOAD: 925124

== Counts ==
ADDR_TRANS: 1262
REPLAY_LOAD: 2416
NON_REPLAY_LOAD: 27645

cpu0->cpu0_STLB TOTAL        ACCESS:    1054281 HIT:    1018470 MISS:      35811 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1054281 HIT:    1018470 MISS:      35811 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 294.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4080492 HIT:    2998084 MISS:    1082408 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    3443729 HIT:    2552193 MISS:     891536 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:     175764 HIT:      53065 MISS:     122699 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     390697 HIT:     389039 MISS:       1658 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      70302 HIT:       3787 MISS:      66515 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9729029 HIT:    6414866 MISS:    3314163 MSHR_MERGE:     909820
cpu0->cpu0_L1I LOAD         ACCESS:    9729029 HIT:    6414866 MISS:    3314163 MSHR_MERGE:     909820
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20178402 HIT:   16358627 MISS:    3819775 MSHR_MERGE:    2534298
cpu0->cpu0_L1D LOAD         ACCESS:   13383592 HIT:   10503987 MISS:    2879605 MSHR_MERGE:    1840216
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6713225 HIT:    5843862 MISS:     869363 MSHR_MERGE:     693577
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81585 HIT:      10778 MISS:      70807 MSHR_MERGE:        505
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7601793 HIT:    6950370 MISS:     651423 MSHR_MERGE:     326310
cpu0->cpu0_ITLB LOAD         ACCESS:    7601793 HIT:    6950370 MISS:     651423 MSHR_MERGE:     326310
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.555 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19472000 HIT:   18457848 MISS:    1014152 MSHR_MERGE:     284984
cpu0->cpu0_DTLB LOAD         ACCESS:   19472000 HIT:   18457848 MISS:    1014152 MSHR_MERGE:     284984
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.66 cycles
cpu0->LLC TOTAL        ACCESS:    1374589 HIT:     598572 MISS:     776017 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     891528 HIT:     240833 MISS:     650695 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     122697 HIT:      50080 MISS:      72617 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     293849 HIT:     293136 MISS:        713 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      66515 HIT:      14523 MISS:      51992 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.29 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39231
  ROW_BUFFER_MISS:     736057
  AVG DBUS CONGESTED CYCLE: 7.395
Channel 0 WQ ROW_BUFFER_HIT:      34817
  ROW_BUFFER_MISS:     151126
  FULL:          0
Channel 0 REFRESHES ISSUED:      12030

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       668575        84764        29713        38476
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          172         5317        14619
  STLB miss resolved @ L2C                0           28          234         1201         4845
  STLB miss resolved @ LLC                0           50          425         7013        10300
  STLB miss resolved @ MEM                0           41         1535        11254        38913

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             117788        22780       400735         2803         2534
---------------------------------------------------------------
  STLB miss resolved @ L1D               23            9           35          120          598
  STLB miss resolved @ L2C                4            3           44           77          163
  STLB miss resolved @ LLC               45            4           45          268          286
  STLB miss resolved @ MEM               99            8          121          471         2569
[2025-09-16 21:35:10] END   suite=cs trace=streaming_phase0_core3 (rc=0)
