// Seed: 770733160
module module_0;
  logic id_1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8
    , id_24,
    output wand id_9,
    input wire id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wor id_16,
    input wire id_17,
    input supply0 id_18,
    input wand id_19,
    input tri0 id_20,
    output uwire id_21,
    input supply0 id_22
);
  module_0 modCall_1 ();
  wire [1 : 1] id_25;
endmodule
