<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>L21_AES: src/ASF/sam0/utils/cmsis/saml21/include/pio/saml21e18a.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">L21_AES
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e4517624f81dfc8ee0518b4d9714bb7b.html">src</a></li><li class="navelem"><a class="el" href="dir_87ea899f2213590f748ed47f329f9600.html">ASF</a></li><li class="navelem"><a class="el" href="dir_ff41a1dcfb33efaed5f3f6418829dbd1.html">sam0</a></li><li class="navelem"><a class="el" href="dir_4c9360c0ee295096439a6330d054bcb1.html">utils</a></li><li class="navelem"><a class="el" href="dir_11562e305601c01faae4c78ea08fdfb5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_69291f551b85edc6666000fb69e54fb0.html">saml21</a></li><li class="navelem"><a class="el" href="dir_f38457746e8196b6398eea46ca9a72f2.html">include</a></li><li class="navelem"><a class="el" href="dir_a6044a85c958903d50ad13f18ebaec18.html">pio</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">saml21e18a.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Peripheral I/O description for SAML21E18A.  
<a href="#details">More...</a></p>

<p><a href="pio_2saml21e18a_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:abb9f31e152cd30e3bc8bbec8f07dc267"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb9f31e152cd30e3bc8bbec8f07dc267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#abb9f31e152cd30e3bc8bbec8f07dc267">PIN_PA00</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:abb9f31e152cd30e3bc8bbec8f07dc267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA00. <br /></td></tr>
<tr class="separator:abb9f31e152cd30e3bc8bbec8f07dc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2409650ce529705cf78bceb5d72d90a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2409650ce529705cf78bceb5d72d90a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af2409650ce529705cf78bceb5d72d90a">PORT_PA00</a>&#160;&#160;&#160;(1ul &lt;&lt;  0)</td></tr>
<tr class="memdesc:af2409650ce529705cf78bceb5d72d90a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA00. <br /></td></tr>
<tr class="separator:af2409650ce529705cf78bceb5d72d90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b4b0dcc92986a8c5526c4490ed7f32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0b4b0dcc92986a8c5526c4490ed7f32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad0b4b0dcc92986a8c5526c4490ed7f32">PIN_PA01</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ad0b4b0dcc92986a8c5526c4490ed7f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA01. <br /></td></tr>
<tr class="separator:ad0b4b0dcc92986a8c5526c4490ed7f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae876f4972599c364263f58ceb138fb36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae876f4972599c364263f58ceb138fb36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ae876f4972599c364263f58ceb138fb36">PORT_PA01</a>&#160;&#160;&#160;(1ul &lt;&lt;  1)</td></tr>
<tr class="memdesc:ae876f4972599c364263f58ceb138fb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA01. <br /></td></tr>
<tr class="separator:ae876f4972599c364263f58ceb138fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4a90557e056a63a5c13b11343471ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada4a90557e056a63a5c13b11343471ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ada4a90557e056a63a5c13b11343471ab">PIN_PA02</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ada4a90557e056a63a5c13b11343471ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA02. <br /></td></tr>
<tr class="separator:ada4a90557e056a63a5c13b11343471ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee75baf72f1a956d7481fe7214626d9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee75baf72f1a956d7481fe7214626d9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aee75baf72f1a956d7481fe7214626d9a">PORT_PA02</a>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="memdesc:aee75baf72f1a956d7481fe7214626d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA02. <br /></td></tr>
<tr class="separator:aee75baf72f1a956d7481fe7214626d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b9f520e39b943f78a864645721a9d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32b9f520e39b943f78a864645721a9d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a32b9f520e39b943f78a864645721a9d6">PIN_PA03</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a32b9f520e39b943f78a864645721a9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA03. <br /></td></tr>
<tr class="separator:a32b9f520e39b943f78a864645721a9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29ed2e1051f06c5261133efcab551ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac29ed2e1051f06c5261133efcab551ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac29ed2e1051f06c5261133efcab551ea">PORT_PA03</a>&#160;&#160;&#160;(1ul &lt;&lt;  3)</td></tr>
<tr class="memdesc:ac29ed2e1051f06c5261133efcab551ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA03. <br /></td></tr>
<tr class="separator:ac29ed2e1051f06c5261133efcab551ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad65b053a42add45bba004f34776e0d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad65b053a42add45bba004f34776e0d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aad65b053a42add45bba004f34776e0d6">PIN_PA04</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:aad65b053a42add45bba004f34776e0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA04. <br /></td></tr>
<tr class="separator:aad65b053a42add45bba004f34776e0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac034e8474ff5a9102cb1f3353a6a998e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac034e8474ff5a9102cb1f3353a6a998e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac034e8474ff5a9102cb1f3353a6a998e">PORT_PA04</a>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="memdesc:ac034e8474ff5a9102cb1f3353a6a998e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA04. <br /></td></tr>
<tr class="separator:ac034e8474ff5a9102cb1f3353a6a998e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527e3de1cb13d3530c6519ef35866be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9527e3de1cb13d3530c6519ef35866be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9527e3de1cb13d3530c6519ef35866be">PIN_PA05</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a9527e3de1cb13d3530c6519ef35866be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA05. <br /></td></tr>
<tr class="separator:a9527e3de1cb13d3530c6519ef35866be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab796eb8a827e6f8a4e30e3fab0490f01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab796eb8a827e6f8a4e30e3fab0490f01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab796eb8a827e6f8a4e30e3fab0490f01">PORT_PA05</a>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="memdesc:ab796eb8a827e6f8a4e30e3fab0490f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA05. <br /></td></tr>
<tr class="separator:ab796eb8a827e6f8a4e30e3fab0490f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaebb84fd9405e339ed98b122aabcd65f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaebb84fd9405e339ed98b122aabcd65f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aaebb84fd9405e339ed98b122aabcd65f">PIN_PA06</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:aaebb84fd9405e339ed98b122aabcd65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA06. <br /></td></tr>
<tr class="separator:aaebb84fd9405e339ed98b122aabcd65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa800e01368070dd5fbadabb6c14ac822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa800e01368070dd5fbadabb6c14ac822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa800e01368070dd5fbadabb6c14ac822">PORT_PA06</a>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="memdesc:aa800e01368070dd5fbadabb6c14ac822"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA06. <br /></td></tr>
<tr class="separator:aa800e01368070dd5fbadabb6c14ac822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f2e2dc54ee3ccb3ed39933cf29386"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c4f2e2dc54ee3ccb3ed39933cf29386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0c4f2e2dc54ee3ccb3ed39933cf29386">PIN_PA07</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a0c4f2e2dc54ee3ccb3ed39933cf29386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA07. <br /></td></tr>
<tr class="separator:a0c4f2e2dc54ee3ccb3ed39933cf29386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af660550bc2db4cd7211f8e2b46066748"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af660550bc2db4cd7211f8e2b46066748"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af660550bc2db4cd7211f8e2b46066748">PORT_PA07</a>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="memdesc:af660550bc2db4cd7211f8e2b46066748"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA07. <br /></td></tr>
<tr class="separator:af660550bc2db4cd7211f8e2b46066748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc08bf81d9967156de18aae2cb5fe46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dc08bf81d9967156de18aae2cb5fe46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7dc08bf81d9967156de18aae2cb5fe46">PIN_PA08</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a7dc08bf81d9967156de18aae2cb5fe46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA08. <br /></td></tr>
<tr class="separator:a7dc08bf81d9967156de18aae2cb5fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af410e24130dfd6e46e4faffa84da401b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af410e24130dfd6e46e4faffa84da401b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af410e24130dfd6e46e4faffa84da401b">PORT_PA08</a>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="memdesc:af410e24130dfd6e46e4faffa84da401b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA08. <br /></td></tr>
<tr class="separator:af410e24130dfd6e46e4faffa84da401b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14663d14647a4a629d8dc37616bf7e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac14663d14647a4a629d8dc37616bf7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac14663d14647a4a629d8dc37616bf7e4">PIN_PA09</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ac14663d14647a4a629d8dc37616bf7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA09. <br /></td></tr>
<tr class="separator:ac14663d14647a4a629d8dc37616bf7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d148669034739988aaf6c85b4ee217"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97d148669034739988aaf6c85b4ee217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a97d148669034739988aaf6c85b4ee217">PORT_PA09</a>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="memdesc:a97d148669034739988aaf6c85b4ee217"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA09. <br /></td></tr>
<tr class="separator:a97d148669034739988aaf6c85b4ee217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdc2380ba42c8288b661ced1f678933"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bdc2380ba42c8288b661ced1f678933"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8bdc2380ba42c8288b661ced1f678933">PIN_PA10</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a8bdc2380ba42c8288b661ced1f678933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA10. <br /></td></tr>
<tr class="separator:a8bdc2380ba42c8288b661ced1f678933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4002c2a633fb13e1183f1782660a8ded"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4002c2a633fb13e1183f1782660a8ded"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a4002c2a633fb13e1183f1782660a8ded">PORT_PA10</a>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="memdesc:a4002c2a633fb13e1183f1782660a8ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA10. <br /></td></tr>
<tr class="separator:a4002c2a633fb13e1183f1782660a8ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f1322d5a1df159a79f1a9cdf4201d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01f1322d5a1df159a79f1a9cdf4201d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a01f1322d5a1df159a79f1a9cdf4201d2">PIN_PA11</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:a01f1322d5a1df159a79f1a9cdf4201d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA11. <br /></td></tr>
<tr class="separator:a01f1322d5a1df159a79f1a9cdf4201d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d86f5c542131de55bff6d9ba96ae4fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d86f5c542131de55bff6d9ba96ae4fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0d86f5c542131de55bff6d9ba96ae4fb">PORT_PA11</a>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="memdesc:a0d86f5c542131de55bff6d9ba96ae4fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA11. <br /></td></tr>
<tr class="separator:a0d86f5c542131de55bff6d9ba96ae4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71083de279943a97f0a159c824c290b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad71083de279943a97f0a159c824c290b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad71083de279943a97f0a159c824c290b">PIN_PA14</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ad71083de279943a97f0a159c824c290b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA14. <br /></td></tr>
<tr class="separator:ad71083de279943a97f0a159c824c290b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93290c47fdda2baa183e0540d79dda0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93290c47fdda2baa183e0540d79dda0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a93290c47fdda2baa183e0540d79dda0c">PORT_PA14</a>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="memdesc:a93290c47fdda2baa183e0540d79dda0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA14. <br /></td></tr>
<tr class="separator:a93290c47fdda2baa183e0540d79dda0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaad308f0408bf5d3f1fe558f3d26e5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaad308f0408bf5d3f1fe558f3d26e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#abaad308f0408bf5d3f1fe558f3d26e5e">PIN_PA15</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:abaad308f0408bf5d3f1fe558f3d26e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA15. <br /></td></tr>
<tr class="separator:abaad308f0408bf5d3f1fe558f3d26e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3db381b789793febb5224d4d6d98584"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3db381b789793febb5224d4d6d98584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad3db381b789793febb5224d4d6d98584">PORT_PA15</a>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="memdesc:ad3db381b789793febb5224d4d6d98584"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA15. <br /></td></tr>
<tr class="separator:ad3db381b789793febb5224d4d6d98584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95063d900dacae04c7700184f817d88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af95063d900dacae04c7700184f817d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af95063d900dacae04c7700184f817d88">PIN_PA16</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:af95063d900dacae04c7700184f817d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA16. <br /></td></tr>
<tr class="separator:af95063d900dacae04c7700184f817d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60c2f0e015476f7dd36d8a522deab85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab60c2f0e015476f7dd36d8a522deab85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab60c2f0e015476f7dd36d8a522deab85">PORT_PA16</a>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="memdesc:ab60c2f0e015476f7dd36d8a522deab85"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA16. <br /></td></tr>
<tr class="separator:ab60c2f0e015476f7dd36d8a522deab85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f8d032baf3fb0bc60f2dc70ef0e587"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66f8d032baf3fb0bc60f2dc70ef0e587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a66f8d032baf3fb0bc60f2dc70ef0e587">PIN_PA17</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:a66f8d032baf3fb0bc60f2dc70ef0e587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA17. <br /></td></tr>
<tr class="separator:a66f8d032baf3fb0bc60f2dc70ef0e587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d352801be55a1f99b1bd17e7183702"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54d352801be55a1f99b1bd17e7183702"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a54d352801be55a1f99b1bd17e7183702">PORT_PA17</a>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="memdesc:a54d352801be55a1f99b1bd17e7183702"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA17. <br /></td></tr>
<tr class="separator:a54d352801be55a1f99b1bd17e7183702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9695bdcd8129ad83a871ad6b259dfcd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9695bdcd8129ad83a871ad6b259dfcd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9695bdcd8129ad83a871ad6b259dfcd5">PIN_PA18</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:a9695bdcd8129ad83a871ad6b259dfcd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA18. <br /></td></tr>
<tr class="separator:a9695bdcd8129ad83a871ad6b259dfcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd9c418c179cff56c445c46e6b15a25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfd9c418c179cff56c445c46e6b15a25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#adfd9c418c179cff56c445c46e6b15a25">PORT_PA18</a>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="memdesc:adfd9c418c179cff56c445c46e6b15a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA18. <br /></td></tr>
<tr class="separator:adfd9c418c179cff56c445c46e6b15a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58254064b915fd09ca35601ceebcf27f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58254064b915fd09ca35601ceebcf27f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a58254064b915fd09ca35601ceebcf27f">PIN_PA19</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:a58254064b915fd09ca35601ceebcf27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA19. <br /></td></tr>
<tr class="separator:a58254064b915fd09ca35601ceebcf27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c67ad40f0ffeef27f4a4fc7b1bb9f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6c67ad40f0ffeef27f4a4fc7b1bb9f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa6c67ad40f0ffeef27f4a4fc7b1bb9f7">PORT_PA19</a>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="memdesc:aa6c67ad40f0ffeef27f4a4fc7b1bb9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA19. <br /></td></tr>
<tr class="separator:aa6c67ad40f0ffeef27f4a4fc7b1bb9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cc1f345184e86b5481800a38f67b73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9cc1f345184e86b5481800a38f67b73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac9cc1f345184e86b5481800a38f67b73">PIN_PA22</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ac9cc1f345184e86b5481800a38f67b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA22. <br /></td></tr>
<tr class="separator:ac9cc1f345184e86b5481800a38f67b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91346dac1f98836d316f1a38aea7cbd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91346dac1f98836d316f1a38aea7cbd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a91346dac1f98836d316f1a38aea7cbd6">PORT_PA22</a>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="memdesc:a91346dac1f98836d316f1a38aea7cbd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA22. <br /></td></tr>
<tr class="separator:a91346dac1f98836d316f1a38aea7cbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca014c55f45ce023918c585433c67af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca014c55f45ce023918c585433c67af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6ca014c55f45ce023918c585433c67af">PIN_PA23</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:a6ca014c55f45ce023918c585433c67af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA23. <br /></td></tr>
<tr class="separator:a6ca014c55f45ce023918c585433c67af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de7ac24ce6b0e80e842e55d41250842"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3de7ac24ce6b0e80e842e55d41250842"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3de7ac24ce6b0e80e842e55d41250842">PORT_PA23</a>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="memdesc:a3de7ac24ce6b0e80e842e55d41250842"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA23. <br /></td></tr>
<tr class="separator:a3de7ac24ce6b0e80e842e55d41250842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee6df88d9fba25b98a4421947f6b358"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abee6df88d9fba25b98a4421947f6b358"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#abee6df88d9fba25b98a4421947f6b358">PIN_PA24</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:abee6df88d9fba25b98a4421947f6b358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA24. <br /></td></tr>
<tr class="separator:abee6df88d9fba25b98a4421947f6b358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0bd987a61b4fc97aa25d05fe08ceb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d0bd987a61b4fc97aa25d05fe08ceb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6d0bd987a61b4fc97aa25d05fe08ceb6">PORT_PA24</a>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="memdesc:a6d0bd987a61b4fc97aa25d05fe08ceb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA24. <br /></td></tr>
<tr class="separator:a6d0bd987a61b4fc97aa25d05fe08ceb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0af39e3f1759f7806d7d4678c1652b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf0af39e3f1759f7806d7d4678c1652b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#abf0af39e3f1759f7806d7d4678c1652b">PIN_PA25</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:abf0af39e3f1759f7806d7d4678c1652b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA25. <br /></td></tr>
<tr class="separator:abf0af39e3f1759f7806d7d4678c1652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b41284cc6b961106eb1bc1f2d885421"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b41284cc6b961106eb1bc1f2d885421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0b41284cc6b961106eb1bc1f2d885421">PORT_PA25</a>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="memdesc:a0b41284cc6b961106eb1bc1f2d885421"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA25. <br /></td></tr>
<tr class="separator:a0b41284cc6b961106eb1bc1f2d885421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3794cc9242203d349103ba1249e5d587"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3794cc9242203d349103ba1249e5d587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3794cc9242203d349103ba1249e5d587">PIN_PA27</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:a3794cc9242203d349103ba1249e5d587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA27. <br /></td></tr>
<tr class="separator:a3794cc9242203d349103ba1249e5d587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc26d65fb6c211495737354784f321c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fc26d65fb6c211495737354784f321c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a2fc26d65fb6c211495737354784f321c">PORT_PA27</a>&#160;&#160;&#160;(1ul &lt;&lt; 27)</td></tr>
<tr class="memdesc:a2fc26d65fb6c211495737354784f321c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA27. <br /></td></tr>
<tr class="separator:a2fc26d65fb6c211495737354784f321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc7384a581a9f8558c32585582f1be1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabc7384a581a9f8558c32585582f1be1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aabc7384a581a9f8558c32585582f1be1">PIN_PA30</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:aabc7384a581a9f8558c32585582f1be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA30. <br /></td></tr>
<tr class="separator:aabc7384a581a9f8558c32585582f1be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b04708887ae99c0822c2ef30c210cde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b04708887ae99c0822c2ef30c210cde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8b04708887ae99c0822c2ef30c210cde">PORT_PA30</a>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="memdesc:a8b04708887ae99c0822c2ef30c210cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA30. <br /></td></tr>
<tr class="separator:a8b04708887ae99c0822c2ef30c210cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151d10c7fdacaac78b00e59dee16cd6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a151d10c7fdacaac78b00e59dee16cd6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a151d10c7fdacaac78b00e59dee16cd6f">PIN_PA31</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:a151d10c7fdacaac78b00e59dee16cd6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Number for PA31. <br /></td></tr>
<tr class="separator:a151d10c7fdacaac78b00e59dee16cd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667ef2f989f05c60028945244e000274"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a667ef2f989f05c60028945244e000274"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a667ef2f989f05c60028945244e000274">PORT_PA31</a>&#160;&#160;&#160;(1ul &lt;&lt; 31)</td></tr>
<tr class="memdesc:a667ef2f989f05c60028945244e000274"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT Mask for PA31. <br /></td></tr>
<tr class="separator:a667ef2f989f05c60028945244e000274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f02a25081f5585b5086f0d09c58f859"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f02a25081f5585b5086f0d09c58f859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8f02a25081f5585b5086f0d09c58f859">PIN_PA00A_RSTC_EXTWAKE0</a>&#160;&#160;&#160;0L</td></tr>
<tr class="memdesc:a8f02a25081f5585b5086f0d09c58f859"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE0 on PA00 mux A. <br /></td></tr>
<tr class="separator:a8f02a25081f5585b5086f0d09c58f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad55167dc69c9ffae89ca984696752ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad55167dc69c9ffae89ca984696752ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA00A_RSTC_EXTWAKE0</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:aad55167dc69c9ffae89ca984696752ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42df25a6e3109aa8e29fdd3cec00723b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42df25a6e3109aa8e29fdd3cec00723b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA00A_RSTC_EXTWAKE0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8f02a25081f5585b5086f0d09c58f859">PIN_PA00A_RSTC_EXTWAKE0</a> &lt;&lt; 16) | MUX_PA00A_RSTC_EXTWAKE0)</td></tr>
<tr class="separator:a42df25a6e3109aa8e29fdd3cec00723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec40da9a7b6ef5888619d03ef9e0322"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adec40da9a7b6ef5888619d03ef9e0322"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA00A_RSTC_EXTWAKE0</b>&#160;&#160;&#160;(1ul &lt;&lt;  0)</td></tr>
<tr class="separator:adec40da9a7b6ef5888619d03ef9e0322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae780032c904ccb75c91f6b7380f1fe0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae780032c904ccb75c91f6b7380f1fe0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ae780032c904ccb75c91f6b7380f1fe0e">PIN_PA01A_RSTC_EXTWAKE1</a>&#160;&#160;&#160;1L</td></tr>
<tr class="memdesc:ae780032c904ccb75c91f6b7380f1fe0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE1 on PA01 mux A. <br /></td></tr>
<tr class="separator:ae780032c904ccb75c91f6b7380f1fe0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b03d5f73aa387664a7e333de2a70a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01b03d5f73aa387664a7e333de2a70a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA01A_RSTC_EXTWAKE1</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a01b03d5f73aa387664a7e333de2a70a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37e5523cb1eecb387f2d50ecddda54f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab37e5523cb1eecb387f2d50ecddda54f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA01A_RSTC_EXTWAKE1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ae780032c904ccb75c91f6b7380f1fe0e">PIN_PA01A_RSTC_EXTWAKE1</a> &lt;&lt; 16) | MUX_PA01A_RSTC_EXTWAKE1)</td></tr>
<tr class="separator:ab37e5523cb1eecb387f2d50ecddda54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50bf16ae9a412c24db63f278819fb4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad50bf16ae9a412c24db63f278819fb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA01A_RSTC_EXTWAKE1</b>&#160;&#160;&#160;(1ul &lt;&lt;  1)</td></tr>
<tr class="separator:ad50bf16ae9a412c24db63f278819fb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361589794d7059f3927812952ae48181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a361589794d7059f3927812952ae48181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a361589794d7059f3927812952ae48181">PIN_PA02A_RSTC_EXTWAKE2</a>&#160;&#160;&#160;2L</td></tr>
<tr class="memdesc:a361589794d7059f3927812952ae48181"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE2 on PA02 mux A. <br /></td></tr>
<tr class="separator:a361589794d7059f3927812952ae48181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651b8bd828fd645cc8f768b284927169"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a651b8bd828fd645cc8f768b284927169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA02A_RSTC_EXTWAKE2</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a651b8bd828fd645cc8f768b284927169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4333b3fe7e4292feca1b64d46c8d71a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4333b3fe7e4292feca1b64d46c8d71a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA02A_RSTC_EXTWAKE2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a361589794d7059f3927812952ae48181">PIN_PA02A_RSTC_EXTWAKE2</a> &lt;&lt; 16) | MUX_PA02A_RSTC_EXTWAKE2)</td></tr>
<tr class="separator:a4333b3fe7e4292feca1b64d46c8d71a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37442ee78aaf384ed5d230301d4dc9d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37442ee78aaf384ed5d230301d4dc9d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA02A_RSTC_EXTWAKE2</b>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="separator:a37442ee78aaf384ed5d230301d4dc9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a3aada02160199abc7eae07a9ed9ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37a3aada02160199abc7eae07a9ed9ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a37a3aada02160199abc7eae07a9ed9ca">PIN_PA03A_RSTC_EXTWAKE3</a>&#160;&#160;&#160;3L</td></tr>
<tr class="memdesc:a37a3aada02160199abc7eae07a9ed9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE3 on PA03 mux A. <br /></td></tr>
<tr class="separator:a37a3aada02160199abc7eae07a9ed9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc120a73a3ef209fd3ee865d29eb792"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacc120a73a3ef209fd3ee865d29eb792"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA03A_RSTC_EXTWAKE3</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:aacc120a73a3ef209fd3ee865d29eb792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e5bede34b1c2900e0aaaef5417198f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40e5bede34b1c2900e0aaaef5417198f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA03A_RSTC_EXTWAKE3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a37a3aada02160199abc7eae07a9ed9ca">PIN_PA03A_RSTC_EXTWAKE3</a> &lt;&lt; 16) | MUX_PA03A_RSTC_EXTWAKE3)</td></tr>
<tr class="separator:a40e5bede34b1c2900e0aaaef5417198f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc6856dc3bafe0e026291fdea17eaef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cc6856dc3bafe0e026291fdea17eaef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA03A_RSTC_EXTWAKE3</b>&#160;&#160;&#160;(1ul &lt;&lt;  3)</td></tr>
<tr class="separator:a9cc6856dc3bafe0e026291fdea17eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b1c30a9b1d5e43e4ad0242fadeb2e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34b1c30a9b1d5e43e4ad0242fadeb2e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a34b1c30a9b1d5e43e4ad0242fadeb2e2">PIN_PA04A_RSTC_EXTWAKE4</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a34b1c30a9b1d5e43e4ad0242fadeb2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE4 on PA04 mux A. <br /></td></tr>
<tr class="separator:a34b1c30a9b1d5e43e4ad0242fadeb2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4090752162ad23fd8506aa1fcadd0912"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4090752162ad23fd8506aa1fcadd0912"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04A_RSTC_EXTWAKE4</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a4090752162ad23fd8506aa1fcadd0912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ba5320aeebbd971891d61708020c4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39ba5320aeebbd971891d61708020c4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04A_RSTC_EXTWAKE4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a34b1c30a9b1d5e43e4ad0242fadeb2e2">PIN_PA04A_RSTC_EXTWAKE4</a> &lt;&lt; 16) | MUX_PA04A_RSTC_EXTWAKE4)</td></tr>
<tr class="separator:a39ba5320aeebbd971891d61708020c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8aff8d7e0c216f676d57b38d0bb180f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8aff8d7e0c216f676d57b38d0bb180f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04A_RSTC_EXTWAKE4</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:ac8aff8d7e0c216f676d57b38d0bb180f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc01476066b19bb19592f47e515142e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fc01476066b19bb19592f47e515142e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8fc01476066b19bb19592f47e515142e">PIN_PA05A_RSTC_EXTWAKE5</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a8fc01476066b19bb19592f47e515142e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE5 on PA05 mux A. <br /></td></tr>
<tr class="separator:a8fc01476066b19bb19592f47e515142e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6dc35dcca01da6376d7d1e7174a39b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc6dc35dcca01da6376d7d1e7174a39b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05A_RSTC_EXTWAKE5</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:adc6dc35dcca01da6376d7d1e7174a39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed940005fc956f49aae22c523f6b9b43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed940005fc956f49aae22c523f6b9b43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05A_RSTC_EXTWAKE5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8fc01476066b19bb19592f47e515142e">PIN_PA05A_RSTC_EXTWAKE5</a> &lt;&lt; 16) | MUX_PA05A_RSTC_EXTWAKE5)</td></tr>
<tr class="separator:aed940005fc956f49aae22c523f6b9b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe4293af344750ab1efed1b307db917"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affe4293af344750ab1efed1b307db917"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05A_RSTC_EXTWAKE5</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:affe4293af344750ab1efed1b307db917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5d8d495a8ef9ab876ef42865283f52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e5d8d495a8ef9ab876ef42865283f52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5e5d8d495a8ef9ab876ef42865283f52">PIN_PA06A_RSTC_EXTWAKE6</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a5e5d8d495a8ef9ab876ef42865283f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE6 on PA06 mux A. <br /></td></tr>
<tr class="separator:a5e5d8d495a8ef9ab876ef42865283f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acb74a25c2071264a50b7cc7b670f75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2acb74a25c2071264a50b7cc7b670f75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06A_RSTC_EXTWAKE6</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a2acb74a25c2071264a50b7cc7b670f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad217501a4b9d233889fcaf65c1ed06ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad217501a4b9d233889fcaf65c1ed06ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06A_RSTC_EXTWAKE6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5e5d8d495a8ef9ab876ef42865283f52">PIN_PA06A_RSTC_EXTWAKE6</a> &lt;&lt; 16) | MUX_PA06A_RSTC_EXTWAKE6)</td></tr>
<tr class="separator:ad217501a4b9d233889fcaf65c1ed06ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5698dd2a9d7b8e0b73c2c30e3d91218"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5698dd2a9d7b8e0b73c2c30e3d91218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06A_RSTC_EXTWAKE6</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:af5698dd2a9d7b8e0b73c2c30e3d91218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3790846a9dce478aecf6d79d7977d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c3790846a9dce478aecf6d79d7977d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0c3790846a9dce478aecf6d79d7977d0">PIN_PA07A_RSTC_EXTWAKE7</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:a0c3790846a9dce478aecf6d79d7977d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE7 on PA07 mux A. <br /></td></tr>
<tr class="separator:a0c3790846a9dce478aecf6d79d7977d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31002eb33c4665b15f27c74897159bdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31002eb33c4665b15f27c74897159bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07A_RSTC_EXTWAKE7</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a31002eb33c4665b15f27c74897159bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ec9de002b5cc8a05853250531964b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7ec9de002b5cc8a05853250531964b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07A_RSTC_EXTWAKE7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a0c3790846a9dce478aecf6d79d7977d0">PIN_PA07A_RSTC_EXTWAKE7</a> &lt;&lt; 16) | MUX_PA07A_RSTC_EXTWAKE7)</td></tr>
<tr class="separator:ae7ec9de002b5cc8a05853250531964b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107c2a2b9287c1828429cc13ad0a109e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a107c2a2b9287c1828429cc13ad0a109e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07A_RSTC_EXTWAKE7</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a107c2a2b9287c1828429cc13ad0a109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105d6c4477bd225e172025d5bba81304"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a105d6c4477bd225e172025d5bba81304"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a105d6c4477bd225e172025d5bba81304">PIN_PA08A_RSTC_EXTWAKE8</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a105d6c4477bd225e172025d5bba81304"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE8 on PA08 mux A. <br /></td></tr>
<tr class="separator:a105d6c4477bd225e172025d5bba81304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fc562a386a299b25f142aab8bbcf54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9fc562a386a299b25f142aab8bbcf54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08A_RSTC_EXTWAKE8</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:aa9fc562a386a299b25f142aab8bbcf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa4301628cf1b65f32ff6cd328026d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aa4301628cf1b65f32ff6cd328026d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08A_RSTC_EXTWAKE8</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a105d6c4477bd225e172025d5bba81304">PIN_PA08A_RSTC_EXTWAKE8</a> &lt;&lt; 16) | MUX_PA08A_RSTC_EXTWAKE8)</td></tr>
<tr class="separator:a2aa4301628cf1b65f32ff6cd328026d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9fd6f7fac36757b56f44abdf0c818d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd9fd6f7fac36757b56f44abdf0c818d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08A_RSTC_EXTWAKE8</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:acd9fd6f7fac36757b56f44abdf0c818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecc9d18ee87e7876301e8de8c14ba57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ecc9d18ee87e7876301e8de8c14ba57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9ecc9d18ee87e7876301e8de8c14ba57">PIN_PA09A_RSTC_EXTWAKE9</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a9ecc9d18ee87e7876301e8de8c14ba57"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE9 on PA09 mux A. <br /></td></tr>
<tr class="separator:a9ecc9d18ee87e7876301e8de8c14ba57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97948cba43617422e29bbe7767fdaf26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97948cba43617422e29bbe7767fdaf26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09A_RSTC_EXTWAKE9</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a97948cba43617422e29bbe7767fdaf26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ad48845f7645272448ef0dc2d6b323"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11ad48845f7645272448ef0dc2d6b323"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09A_RSTC_EXTWAKE9</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a9ecc9d18ee87e7876301e8de8c14ba57">PIN_PA09A_RSTC_EXTWAKE9</a> &lt;&lt; 16) | MUX_PA09A_RSTC_EXTWAKE9)</td></tr>
<tr class="separator:a11ad48845f7645272448ef0dc2d6b323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c8cad6a7eda8036ab4bb5ff7417390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19c8cad6a7eda8036ab4bb5ff7417390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09A_RSTC_EXTWAKE9</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a19c8cad6a7eda8036ab4bb5ff7417390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587f3ba956e046b64de4c6913bfe2426"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a587f3ba956e046b64de4c6913bfe2426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a587f3ba956e046b64de4c6913bfe2426">PIN_PA10A_RSTC_EXTWAKE10</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a587f3ba956e046b64de4c6913bfe2426"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE10 on PA10 mux A. <br /></td></tr>
<tr class="separator:a587f3ba956e046b64de4c6913bfe2426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251a06818c50053c994efef82274a27e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a251a06818c50053c994efef82274a27e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10A_RSTC_EXTWAKE10</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a251a06818c50053c994efef82274a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6c95d4ec6a1d157536e8d5e9735662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e6c95d4ec6a1d157536e8d5e9735662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10A_RSTC_EXTWAKE10</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a587f3ba956e046b64de4c6913bfe2426">PIN_PA10A_RSTC_EXTWAKE10</a> &lt;&lt; 16) | MUX_PA10A_RSTC_EXTWAKE10)</td></tr>
<tr class="separator:a6e6c95d4ec6a1d157536e8d5e9735662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008e5f67b58653e66fb4a81f4ff3435b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a008e5f67b58653e66fb4a81f4ff3435b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10A_RSTC_EXTWAKE10</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a008e5f67b58653e66fb4a81f4ff3435b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b19d641178040aa6d878c2eafb11deb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b19d641178040aa6d878c2eafb11deb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6b19d641178040aa6d878c2eafb11deb">PIN_PA11A_RSTC_EXTWAKE11</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a6b19d641178040aa6d878c2eafb11deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE11 on PA11 mux A. <br /></td></tr>
<tr class="separator:a6b19d641178040aa6d878c2eafb11deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51c0c9be7a3a4baa4d36125f7b947c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae51c0c9be7a3a4baa4d36125f7b947c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11A_RSTC_EXTWAKE11</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ae51c0c9be7a3a4baa4d36125f7b947c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2229eeb0dc6e14c933122569641628e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2229eeb0dc6e14c933122569641628e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11A_RSTC_EXTWAKE11</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6b19d641178040aa6d878c2eafb11deb">PIN_PA11A_RSTC_EXTWAKE11</a> &lt;&lt; 16) | MUX_PA11A_RSTC_EXTWAKE11)</td></tr>
<tr class="separator:a2229eeb0dc6e14c933122569641628e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0c2d1f5a8efaf568041233aa80d771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d0c2d1f5a8efaf568041233aa80d771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11A_RSTC_EXTWAKE11</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:a5d0c2d1f5a8efaf568041233aa80d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9019c18520db827b7eb2f24125cecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b9019c18520db827b7eb2f24125cecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5b9019c18520db827b7eb2f24125cecd">PIN_PA14A_RSTC_EXTWAKE14</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:a5b9019c18520db827b7eb2f24125cecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE14 on PA14 mux A. <br /></td></tr>
<tr class="separator:a5b9019c18520db827b7eb2f24125cecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27d1ed9197ec22f64ede2a0a1a33a11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae27d1ed9197ec22f64ede2a0a1a33a11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14A_RSTC_EXTWAKE14</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ae27d1ed9197ec22f64ede2a0a1a33a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d64d65f2ee7d3f767409f8bd4d21ecc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d64d65f2ee7d3f767409f8bd4d21ecc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14A_RSTC_EXTWAKE14</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5b9019c18520db827b7eb2f24125cecd">PIN_PA14A_RSTC_EXTWAKE14</a> &lt;&lt; 16) | MUX_PA14A_RSTC_EXTWAKE14)</td></tr>
<tr class="separator:a9d64d65f2ee7d3f767409f8bd4d21ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a1ea30c9acf67b113e3c09b254a99f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11a1ea30c9acf67b113e3c09b254a99f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14A_RSTC_EXTWAKE14</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:a11a1ea30c9acf67b113e3c09b254a99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a0883def38b39a183117b256208969"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67a0883def38b39a183117b256208969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a67a0883def38b39a183117b256208969">PIN_PA15A_RSTC_EXTWAKE15</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:a67a0883def38b39a183117b256208969"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSTC signal: EXTWAKE15 on PA15 mux A. <br /></td></tr>
<tr class="separator:a67a0883def38b39a183117b256208969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2b867f1e0cb3741032f711b791c4c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa2b867f1e0cb3741032f711b791c4c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15A_RSTC_EXTWAKE15</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:afa2b867f1e0cb3741032f711b791c4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31446e1a505ea2eb85a4554f1999d9a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31446e1a505ea2eb85a4554f1999d9a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15A_RSTC_EXTWAKE15</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a67a0883def38b39a183117b256208969">PIN_PA15A_RSTC_EXTWAKE15</a> &lt;&lt; 16) | MUX_PA15A_RSTC_EXTWAKE15)</td></tr>
<tr class="separator:a31446e1a505ea2eb85a4554f1999d9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5edaa2b75c496b69708c1793f0f71ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5edaa2b75c496b69708c1793f0f71ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15A_RSTC_EXTWAKE15</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:aa5edaa2b75c496b69708c1793f0f71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0753224ec93799374849d137e37ae45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0753224ec93799374849d137e37ae45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa0753224ec93799374849d137e37ae45">PIN_PA14H_GCLK_IO0</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:aa0753224ec93799374849d137e37ae45"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO0 on PA14 mux H. <br /></td></tr>
<tr class="separator:aa0753224ec93799374849d137e37ae45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab400d14cef8dd00b6d0264a87de38b24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab400d14cef8dd00b6d0264a87de38b24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14H_GCLK_IO0</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:ab400d14cef8dd00b6d0264a87de38b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d913b41f051d117651eb77d2834f1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78d913b41f051d117651eb77d2834f1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14H_GCLK_IO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa0753224ec93799374849d137e37ae45">PIN_PA14H_GCLK_IO0</a> &lt;&lt; 16) | MUX_PA14H_GCLK_IO0)</td></tr>
<tr class="separator:a78d913b41f051d117651eb77d2834f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aec40dd5078139a107ef87eb3de89b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9aec40dd5078139a107ef87eb3de89b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14H_GCLK_IO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:ab9aec40dd5078139a107ef87eb3de89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1526b93926a2999b7047eaefd496f3e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1526b93926a2999b7047eaefd496f3e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1526b93926a2999b7047eaefd496f3e2">PIN_PA27H_GCLK_IO0</a>&#160;&#160;&#160;27L</td></tr>
<tr class="memdesc:a1526b93926a2999b7047eaefd496f3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO0 on PA27 mux H. <br /></td></tr>
<tr class="separator:a1526b93926a2999b7047eaefd496f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd8d3a56dcf6c034e5052de3f220dd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fd8d3a56dcf6c034e5052de3f220dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA27H_GCLK_IO0</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a5fd8d3a56dcf6c034e5052de3f220dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0ad931a9e6603764bb0c9a736ca2dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e0ad931a9e6603764bb0c9a736ca2dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA27H_GCLK_IO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1526b93926a2999b7047eaefd496f3e2">PIN_PA27H_GCLK_IO0</a> &lt;&lt; 16) | MUX_PA27H_GCLK_IO0)</td></tr>
<tr class="separator:a8e0ad931a9e6603764bb0c9a736ca2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6cdc58bd96a54d986504b94258b084"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e6cdc58bd96a54d986504b94258b084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA27H_GCLK_IO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 27)</td></tr>
<tr class="separator:a4e6cdc58bd96a54d986504b94258b084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fc63f7436814d7aae98114519d164b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8fc63f7436814d7aae98114519d164b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad8fc63f7436814d7aae98114519d164b">PIN_PA30H_GCLK_IO0</a>&#160;&#160;&#160;30L</td></tr>
<tr class="memdesc:ad8fc63f7436814d7aae98114519d164b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO0 on PA30 mux H. <br /></td></tr>
<tr class="separator:ad8fc63f7436814d7aae98114519d164b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592fd33bf7488b3386193d411a7049a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a592fd33bf7488b3386193d411a7049a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA30H_GCLK_IO0</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a592fd33bf7488b3386193d411a7049a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ca8ebd6bda0f129277d1497c35dccb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1ca8ebd6bda0f129277d1497c35dccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA30H_GCLK_IO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad8fc63f7436814d7aae98114519d164b">PIN_PA30H_GCLK_IO0</a> &lt;&lt; 16) | MUX_PA30H_GCLK_IO0)</td></tr>
<tr class="separator:ad1ca8ebd6bda0f129277d1497c35dccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624210902ba2d77b31b1e7affb14c593"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a624210902ba2d77b31b1e7affb14c593"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA30H_GCLK_IO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="separator:a624210902ba2d77b31b1e7affb14c593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8161f927f9901ab79f93d25a1924b4f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8161f927f9901ab79f93d25a1924b4f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8161f927f9901ab79f93d25a1924b4f5">PIN_PA15H_GCLK_IO1</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:a8161f927f9901ab79f93d25a1924b4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO1 on PA15 mux H. <br /></td></tr>
<tr class="separator:a8161f927f9901ab79f93d25a1924b4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41256bf8554f1de119b78705a146dec0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41256bf8554f1de119b78705a146dec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15H_GCLK_IO1</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a41256bf8554f1de119b78705a146dec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db67811c85e31ebaf57ed5de05d57c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6db67811c85e31ebaf57ed5de05d57c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15H_GCLK_IO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8161f927f9901ab79f93d25a1924b4f5">PIN_PA15H_GCLK_IO1</a> &lt;&lt; 16) | MUX_PA15H_GCLK_IO1)</td></tr>
<tr class="separator:a6db67811c85e31ebaf57ed5de05d57c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ccdd8a90d79a46f218fe738aa2c551"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08ccdd8a90d79a46f218fe738aa2c551"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15H_GCLK_IO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:a08ccdd8a90d79a46f218fe738aa2c551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92da5ae937a1f64b4de6d18884f24e66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92da5ae937a1f64b4de6d18884f24e66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a92da5ae937a1f64b4de6d18884f24e66">PIN_PA16H_GCLK_IO2</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:a92da5ae937a1f64b4de6d18884f24e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO2 on PA16 mux H. <br /></td></tr>
<tr class="separator:a92da5ae937a1f64b4de6d18884f24e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3be45e22a9a490e7cd0fb9093f9b14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa3be45e22a9a490e7cd0fb9093f9b14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16H_GCLK_IO2</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:afa3be45e22a9a490e7cd0fb9093f9b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88c11203210ee23a7ff376f332586e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab88c11203210ee23a7ff376f332586e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16H_GCLK_IO2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a92da5ae937a1f64b4de6d18884f24e66">PIN_PA16H_GCLK_IO2</a> &lt;&lt; 16) | MUX_PA16H_GCLK_IO2)</td></tr>
<tr class="separator:ab88c11203210ee23a7ff376f332586e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd501f062a4c44353e4a0cd3539e159"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cd501f062a4c44353e4a0cd3539e159"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16H_GCLK_IO2</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:a0cd501f062a4c44353e4a0cd3539e159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c0a622db8c6299a6894f0b147d49c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98c0a622db8c6299a6894f0b147d49c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a98c0a622db8c6299a6894f0b147d49c8">PIN_PA17H_GCLK_IO3</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:a98c0a622db8c6299a6894f0b147d49c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO3 on PA17 mux H. <br /></td></tr>
<tr class="separator:a98c0a622db8c6299a6894f0b147d49c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b596419ce3fb10f478e2cea80c0d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c9b596419ce3fb10f478e2cea80c0d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17H_GCLK_IO3</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a4c9b596419ce3fb10f478e2cea80c0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0d8be8c4665042b451891e9b769c8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff0d8be8c4665042b451891e9b769c8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17H_GCLK_IO3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a98c0a622db8c6299a6894f0b147d49c8">PIN_PA17H_GCLK_IO3</a> &lt;&lt; 16) | MUX_PA17H_GCLK_IO3)</td></tr>
<tr class="separator:aff0d8be8c4665042b451891e9b769c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc422cbfec40b636d4dcb0485ccbbf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabc422cbfec40b636d4dcb0485ccbbf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17H_GCLK_IO3</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:aabc422cbfec40b636d4dcb0485ccbbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3da02c58b5aecd5cac4da61c2b5468"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b3da02c58b5aecd5cac4da61c2b5468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9b3da02c58b5aecd5cac4da61c2b5468">PIN_PA10H_GCLK_IO4</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a9b3da02c58b5aecd5cac4da61c2b5468"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO4 on PA10 mux H. <br /></td></tr>
<tr class="separator:a9b3da02c58b5aecd5cac4da61c2b5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d8b85ea4b5748b85efcf4e8492eb69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42d8b85ea4b5748b85efcf4e8492eb69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10H_GCLK_IO4</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a42d8b85ea4b5748b85efcf4e8492eb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4672af5db8e790a316855b2c13626e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b4672af5db8e790a316855b2c13626e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10H_GCLK_IO4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a9b3da02c58b5aecd5cac4da61c2b5468">PIN_PA10H_GCLK_IO4</a> &lt;&lt; 16) | MUX_PA10H_GCLK_IO4)</td></tr>
<tr class="separator:a0b4672af5db8e790a316855b2c13626e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ea16f127e1046bba844db26e683991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9ea16f127e1046bba844db26e683991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10H_GCLK_IO4</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:ae9ea16f127e1046bba844db26e683991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa022050836b70d44aea6404a428420f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa022050836b70d44aea6404a428420f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#afa022050836b70d44aea6404a428420f">PIN_PA11H_GCLK_IO5</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:afa022050836b70d44aea6404a428420f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO5 on PA11 mux H. <br /></td></tr>
<tr class="separator:afa022050836b70d44aea6404a428420f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf07ba1ac188a211e72c4393874f8de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbf07ba1ac188a211e72c4393874f8de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11H_GCLK_IO5</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:acbf07ba1ac188a211e72c4393874f8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3979e9c378987ba68ebeb2270e129f58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3979e9c378987ba68ebeb2270e129f58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11H_GCLK_IO5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#afa022050836b70d44aea6404a428420f">PIN_PA11H_GCLK_IO5</a> &lt;&lt; 16) | MUX_PA11H_GCLK_IO5)</td></tr>
<tr class="separator:a3979e9c378987ba68ebeb2270e129f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdd2c1d558d2f1f94d3025e3fd530ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbdd2c1d558d2f1f94d3025e3fd530ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11H_GCLK_IO5</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:adbdd2c1d558d2f1f94d3025e3fd530ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf23b7742607bc94b8f2b58d7dbc132d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf23b7742607bc94b8f2b58d7dbc132d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aaf23b7742607bc94b8f2b58d7dbc132d">PIN_PA22H_GCLK_IO6</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:aaf23b7742607bc94b8f2b58d7dbc132d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO6 on PA22 mux H. <br /></td></tr>
<tr class="separator:aaf23b7742607bc94b8f2b58d7dbc132d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bd13101a52ecbe651c4fa1321ecc2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32bd13101a52ecbe651c4fa1321ecc2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22H_GCLK_IO6</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a32bd13101a52ecbe651c4fa1321ecc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99733e32c055e7ce045a5b41985e0f23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99733e32c055e7ce045a5b41985e0f23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22H_GCLK_IO6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aaf23b7742607bc94b8f2b58d7dbc132d">PIN_PA22H_GCLK_IO6</a> &lt;&lt; 16) | MUX_PA22H_GCLK_IO6)</td></tr>
<tr class="separator:a99733e32c055e7ce045a5b41985e0f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ef0227f9abf37a67813680729ba6a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5ef0227f9abf37a67813680729ba6a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22H_GCLK_IO6</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:ae5ef0227f9abf37a67813680729ba6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc05a25cdecbfb1abd6deb1d64a27056"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc05a25cdecbfb1abd6deb1d64a27056"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#adc05a25cdecbfb1abd6deb1d64a27056">PIN_PA23H_GCLK_IO7</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:adc05a25cdecbfb1abd6deb1d64a27056"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK signal: IO7 on PA23 mux H. <br /></td></tr>
<tr class="separator:adc05a25cdecbfb1abd6deb1d64a27056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc2406d0da4fe9553b14a38e36410ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fc2406d0da4fe9553b14a38e36410ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23H_GCLK_IO7</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a5fc2406d0da4fe9553b14a38e36410ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4c7b0feaf3319969b28ebf36defa20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a4c7b0feaf3319969b28ebf36defa20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23H_GCLK_IO7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#adc05a25cdecbfb1abd6deb1d64a27056">PIN_PA23H_GCLK_IO7</a> &lt;&lt; 16) | MUX_PA23H_GCLK_IO7)</td></tr>
<tr class="separator:a7a4c7b0feaf3319969b28ebf36defa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6f9a5b6511b5a227506b6eea818600"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a6f9a5b6511b5a227506b6eea818600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23H_GCLK_IO7</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:a4a6f9a5b6511b5a227506b6eea818600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d770aa7d3ddd4cad47c946b1a3da6c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d770aa7d3ddd4cad47c946b1a3da6c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0d770aa7d3ddd4cad47c946b1a3da6c9">PIN_PA16A_EIC_EXTINT0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:a0d770aa7d3ddd4cad47c946b1a3da6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT0 on PA16 mux A. <br /></td></tr>
<tr class="separator:a0d770aa7d3ddd4cad47c946b1a3da6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba036c07999fa9cff65d066004c0cb87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba036c07999fa9cff65d066004c0cb87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16A_EIC_EXTINT0</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:aba036c07999fa9cff65d066004c0cb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d55a483781054df8cd5141f0a6744b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d55a483781054df8cd5141f0a6744b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16A_EIC_EXTINT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a0d770aa7d3ddd4cad47c946b1a3da6c9">PIN_PA16A_EIC_EXTINT0</a> &lt;&lt; 16) | MUX_PA16A_EIC_EXTINT0)</td></tr>
<tr class="separator:a00d55a483781054df8cd5141f0a6744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2857e5b2fe094781d0cc5822897a64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca2857e5b2fe094781d0cc5822897a64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16A_EIC_EXTINT0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:aca2857e5b2fe094781d0cc5822897a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283c31c34ebe58501071a14230504e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a283c31c34ebe58501071a14230504e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a283c31c34ebe58501071a14230504e28">PIN_PA00A_EIC_EXTINT0</a>&#160;&#160;&#160;0L</td></tr>
<tr class="memdesc:a283c31c34ebe58501071a14230504e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT0 on PA00 mux A. <br /></td></tr>
<tr class="separator:a283c31c34ebe58501071a14230504e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8786bd83b71e9b93e72c86cbc0fcee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8786bd83b71e9b93e72c86cbc0fcee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA00A_EIC_EXTINT0</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ada8786bd83b71e9b93e72c86cbc0fcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065904abb03cbe2481f588419ceef660"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a065904abb03cbe2481f588419ceef660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA00A_EIC_EXTINT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a283c31c34ebe58501071a14230504e28">PIN_PA00A_EIC_EXTINT0</a> &lt;&lt; 16) | MUX_PA00A_EIC_EXTINT0)</td></tr>
<tr class="separator:a065904abb03cbe2481f588419ceef660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60b1526b1304025ea62531112f0bddc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af60b1526b1304025ea62531112f0bddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA00A_EIC_EXTINT0</b>&#160;&#160;&#160;(1ul &lt;&lt;  0)</td></tr>
<tr class="separator:af60b1526b1304025ea62531112f0bddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79887da5633d1254eb6c8b333c47db6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af79887da5633d1254eb6c8b333c47db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af79887da5633d1254eb6c8b333c47db6">PIN_PA17A_EIC_EXTINT1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:af79887da5633d1254eb6c8b333c47db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT1 on PA17 mux A. <br /></td></tr>
<tr class="separator:af79887da5633d1254eb6c8b333c47db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352f692a4f3df851a0100958065b41df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a352f692a4f3df851a0100958065b41df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17A_EIC_EXTINT1</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a352f692a4f3df851a0100958065b41df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de8edee33089c27a2615fcf2f09cacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4de8edee33089c27a2615fcf2f09cacb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17A_EIC_EXTINT1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af79887da5633d1254eb6c8b333c47db6">PIN_PA17A_EIC_EXTINT1</a> &lt;&lt; 16) | MUX_PA17A_EIC_EXTINT1)</td></tr>
<tr class="separator:a4de8edee33089c27a2615fcf2f09cacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab060b607ea5e30310762192efa275adc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab060b607ea5e30310762192efa275adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17A_EIC_EXTINT1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:ab060b607ea5e30310762192efa275adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256def0777a25758382d17d13cdb78fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a256def0777a25758382d17d13cdb78fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a256def0777a25758382d17d13cdb78fc">PIN_PA01A_EIC_EXTINT1</a>&#160;&#160;&#160;1L</td></tr>
<tr class="memdesc:a256def0777a25758382d17d13cdb78fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT1 on PA01 mux A. <br /></td></tr>
<tr class="separator:a256def0777a25758382d17d13cdb78fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7348ea9f6afb7f419d46efa1ba892423"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7348ea9f6afb7f419d46efa1ba892423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA01A_EIC_EXTINT1</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a7348ea9f6afb7f419d46efa1ba892423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3747b408691555270ac9554a8f62ca98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3747b408691555270ac9554a8f62ca98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA01A_EIC_EXTINT1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a256def0777a25758382d17d13cdb78fc">PIN_PA01A_EIC_EXTINT1</a> &lt;&lt; 16) | MUX_PA01A_EIC_EXTINT1)</td></tr>
<tr class="separator:a3747b408691555270ac9554a8f62ca98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afe1c453fc1a9df0d89d204b0ae1c82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0afe1c453fc1a9df0d89d204b0ae1c82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA01A_EIC_EXTINT1</b>&#160;&#160;&#160;(1ul &lt;&lt;  1)</td></tr>
<tr class="separator:a0afe1c453fc1a9df0d89d204b0ae1c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7fe40459b7796f18577ecfc01f8a47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea7fe40459b7796f18577ecfc01f8a47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aea7fe40459b7796f18577ecfc01f8a47">PIN_PA02A_EIC_EXTINT2</a>&#160;&#160;&#160;2L</td></tr>
<tr class="memdesc:aea7fe40459b7796f18577ecfc01f8a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT2 on PA02 mux A. <br /></td></tr>
<tr class="separator:aea7fe40459b7796f18577ecfc01f8a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9056e32c23fa12d0cd584561cea16ec5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9056e32c23fa12d0cd584561cea16ec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA02A_EIC_EXTINT2</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a9056e32c23fa12d0cd584561cea16ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43666db54b4bdbe4375f6763048e484f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43666db54b4bdbe4375f6763048e484f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA02A_EIC_EXTINT2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aea7fe40459b7796f18577ecfc01f8a47">PIN_PA02A_EIC_EXTINT2</a> &lt;&lt; 16) | MUX_PA02A_EIC_EXTINT2)</td></tr>
<tr class="separator:a43666db54b4bdbe4375f6763048e484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c8c47a763bb4b6e58519a8b2d04191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6c8c47a763bb4b6e58519a8b2d04191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA02A_EIC_EXTINT2</b>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="separator:ab6c8c47a763bb4b6e58519a8b2d04191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60fce7e2f63922c011117e19a3d85191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60fce7e2f63922c011117e19a3d85191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a60fce7e2f63922c011117e19a3d85191">PIN_PA18A_EIC_EXTINT2</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:a60fce7e2f63922c011117e19a3d85191"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT2 on PA18 mux A. <br /></td></tr>
<tr class="separator:a60fce7e2f63922c011117e19a3d85191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b51002feb487fd52c962f4b9a08eda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b51002feb487fd52c962f4b9a08eda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18A_EIC_EXTINT2</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ac2b51002feb487fd52c962f4b9a08eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada91c6def2bba0144f4bcb92a4cb7853"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada91c6def2bba0144f4bcb92a4cb7853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18A_EIC_EXTINT2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a60fce7e2f63922c011117e19a3d85191">PIN_PA18A_EIC_EXTINT2</a> &lt;&lt; 16) | MUX_PA18A_EIC_EXTINT2)</td></tr>
<tr class="separator:ada91c6def2bba0144f4bcb92a4cb7853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b070f61e8ebe258c5dda170e9718d3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b070f61e8ebe258c5dda170e9718d3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18A_EIC_EXTINT2</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:a0b070f61e8ebe258c5dda170e9718d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42aaac29dcc7aa7033b8626b04be9b22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42aaac29dcc7aa7033b8626b04be9b22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a42aaac29dcc7aa7033b8626b04be9b22">PIN_PA03A_EIC_EXTINT3</a>&#160;&#160;&#160;3L</td></tr>
<tr class="memdesc:a42aaac29dcc7aa7033b8626b04be9b22"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT3 on PA03 mux A. <br /></td></tr>
<tr class="separator:a42aaac29dcc7aa7033b8626b04be9b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda8e3425b85e2ce6239e5545ead9df3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adda8e3425b85e2ce6239e5545ead9df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA03A_EIC_EXTINT3</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:adda8e3425b85e2ce6239e5545ead9df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84a5e1ff52843fbb3efbad78fd3060c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad84a5e1ff52843fbb3efbad78fd3060c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA03A_EIC_EXTINT3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a42aaac29dcc7aa7033b8626b04be9b22">PIN_PA03A_EIC_EXTINT3</a> &lt;&lt; 16) | MUX_PA03A_EIC_EXTINT3)</td></tr>
<tr class="separator:ad84a5e1ff52843fbb3efbad78fd3060c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f0e6957f0c1cc9d478318d4f474617"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25f0e6957f0c1cc9d478318d4f474617"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA03A_EIC_EXTINT3</b>&#160;&#160;&#160;(1ul &lt;&lt;  3)</td></tr>
<tr class="separator:a25f0e6957f0c1cc9d478318d4f474617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bc382027baedde18eb6502dec9a3b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87bc382027baedde18eb6502dec9a3b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a87bc382027baedde18eb6502dec9a3b9">PIN_PA19A_EIC_EXTINT3</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:a87bc382027baedde18eb6502dec9a3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT3 on PA19 mux A. <br /></td></tr>
<tr class="separator:a87bc382027baedde18eb6502dec9a3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0046f9b2d5ac10094b7fcb123fdf31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d0046f9b2d5ac10094b7fcb123fdf31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19A_EIC_EXTINT3</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a5d0046f9b2d5ac10094b7fcb123fdf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b408e2acde93d937829a1800a88146"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6b408e2acde93d937829a1800a88146"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19A_EIC_EXTINT3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a87bc382027baedde18eb6502dec9a3b9">PIN_PA19A_EIC_EXTINT3</a> &lt;&lt; 16) | MUX_PA19A_EIC_EXTINT3)</td></tr>
<tr class="separator:ac6b408e2acde93d937829a1800a88146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc03166cfe6bb0b35afec08977b31c1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc03166cfe6bb0b35afec08977b31c1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19A_EIC_EXTINT3</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:abc03166cfe6bb0b35afec08977b31c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11527baace52338b39921887a555e478"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11527baace52338b39921887a555e478"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a11527baace52338b39921887a555e478">PIN_PA04A_EIC_EXTINT4</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a11527baace52338b39921887a555e478"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT4 on PA04 mux A. <br /></td></tr>
<tr class="separator:a11527baace52338b39921887a555e478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7325e071c80ecbc0815859adb266b87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7325e071c80ecbc0815859adb266b87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04A_EIC_EXTINT4</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ae7325e071c80ecbc0815859adb266b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af8c0604d6fd444c05c2022b0e3b5c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af8c0604d6fd444c05c2022b0e3b5c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04A_EIC_EXTINT4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a11527baace52338b39921887a555e478">PIN_PA04A_EIC_EXTINT4</a> &lt;&lt; 16) | MUX_PA04A_EIC_EXTINT4)</td></tr>
<tr class="separator:a1af8c0604d6fd444c05c2022b0e3b5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25d340a48921df98df1600f89765afd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae25d340a48921df98df1600f89765afd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04A_EIC_EXTINT4</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:ae25d340a48921df98df1600f89765afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a5812b14b4e665e37fe7feffc2ca28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3a5812b14b4e665e37fe7feffc2ca28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab3a5812b14b4e665e37fe7feffc2ca28">PIN_PA05A_EIC_EXTINT5</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:ab3a5812b14b4e665e37fe7feffc2ca28"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT5 on PA05 mux A. <br /></td></tr>
<tr class="separator:ab3a5812b14b4e665e37fe7feffc2ca28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e3e5363288146c4fd85a57cab91177"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98e3e5363288146c4fd85a57cab91177"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05A_EIC_EXTINT5</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a98e3e5363288146c4fd85a57cab91177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897e7265fe3daaf4409eee3ed91cdc5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a897e7265fe3daaf4409eee3ed91cdc5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05A_EIC_EXTINT5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab3a5812b14b4e665e37fe7feffc2ca28">PIN_PA05A_EIC_EXTINT5</a> &lt;&lt; 16) | MUX_PA05A_EIC_EXTINT5)</td></tr>
<tr class="separator:a897e7265fe3daaf4409eee3ed91cdc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae224ddad329879027148b80f8b9a8878"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae224ddad329879027148b80f8b9a8878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05A_EIC_EXTINT5</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:ae224ddad329879027148b80f8b9a8878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5840dd08c2b6e1baf335ef2078c14bce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5840dd08c2b6e1baf335ef2078c14bce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5840dd08c2b6e1baf335ef2078c14bce">PIN_PA06A_EIC_EXTINT6</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a5840dd08c2b6e1baf335ef2078c14bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT6 on PA06 mux A. <br /></td></tr>
<tr class="separator:a5840dd08c2b6e1baf335ef2078c14bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abadf4489f0aca056eef6db2c4b69607b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abadf4489f0aca056eef6db2c4b69607b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06A_EIC_EXTINT6</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:abadf4489f0aca056eef6db2c4b69607b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8333375e6249d85a69310b526b7ddd60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8333375e6249d85a69310b526b7ddd60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06A_EIC_EXTINT6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5840dd08c2b6e1baf335ef2078c14bce">PIN_PA06A_EIC_EXTINT6</a> &lt;&lt; 16) | MUX_PA06A_EIC_EXTINT6)</td></tr>
<tr class="separator:a8333375e6249d85a69310b526b7ddd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf76a00ace69ae9a5c1213ced23caa9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf76a00ace69ae9a5c1213ced23caa9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06A_EIC_EXTINT6</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:abf76a00ace69ae9a5c1213ced23caa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bc619f3136780a6c4a3b0050c1c378"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3bc619f3136780a6c4a3b0050c1c378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab3bc619f3136780a6c4a3b0050c1c378">PIN_PA22A_EIC_EXTINT6</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:ab3bc619f3136780a6c4a3b0050c1c378"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT6 on PA22 mux A. <br /></td></tr>
<tr class="separator:ab3bc619f3136780a6c4a3b0050c1c378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04d244655c2918da3fe95d088f96012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad04d244655c2918da3fe95d088f96012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22A_EIC_EXTINT6</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ad04d244655c2918da3fe95d088f96012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ac84c431debd7180068af377aedeb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22ac84c431debd7180068af377aedeb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22A_EIC_EXTINT6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab3bc619f3136780a6c4a3b0050c1c378">PIN_PA22A_EIC_EXTINT6</a> &lt;&lt; 16) | MUX_PA22A_EIC_EXTINT6)</td></tr>
<tr class="separator:a22ac84c431debd7180068af377aedeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722902ba66c190211cab7ef38f4f71e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a722902ba66c190211cab7ef38f4f71e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22A_EIC_EXTINT6</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:a722902ba66c190211cab7ef38f4f71e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb42a71714800264c9e3df2059ddc66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdb42a71714800264c9e3df2059ddc66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#afdb42a71714800264c9e3df2059ddc66">PIN_PA07A_EIC_EXTINT7</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:afdb42a71714800264c9e3df2059ddc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT7 on PA07 mux A. <br /></td></tr>
<tr class="separator:afdb42a71714800264c9e3df2059ddc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18960827e58593bd00352677b8ca4908"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18960827e58593bd00352677b8ca4908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07A_EIC_EXTINT7</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a18960827e58593bd00352677b8ca4908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affff843ed4544b61bea125573704f436"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affff843ed4544b61bea125573704f436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07A_EIC_EXTINT7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#afdb42a71714800264c9e3df2059ddc66">PIN_PA07A_EIC_EXTINT7</a> &lt;&lt; 16) | MUX_PA07A_EIC_EXTINT7)</td></tr>
<tr class="separator:affff843ed4544b61bea125573704f436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd410ec16223cd46c237fd5bdcf613a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfd410ec16223cd46c237fd5bdcf613a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07A_EIC_EXTINT7</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:acfd410ec16223cd46c237fd5bdcf613a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfe39bc5e36bf0ab08a94f59df5b5ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dfe39bc5e36bf0ab08a94f59df5b5ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6dfe39bc5e36bf0ab08a94f59df5b5ca">PIN_PA23A_EIC_EXTINT7</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:a6dfe39bc5e36bf0ab08a94f59df5b5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT7 on PA23 mux A. <br /></td></tr>
<tr class="separator:a6dfe39bc5e36bf0ab08a94f59df5b5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff89b3a903c65872d5657a3e7c141edb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff89b3a903c65872d5657a3e7c141edb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23A_EIC_EXTINT7</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:aff89b3a903c65872d5657a3e7c141edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f08ce6d770511d72f4539f961bcc96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67f08ce6d770511d72f4539f961bcc96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23A_EIC_EXTINT7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6dfe39bc5e36bf0ab08a94f59df5b5ca">PIN_PA23A_EIC_EXTINT7</a> &lt;&lt; 16) | MUX_PA23A_EIC_EXTINT7)</td></tr>
<tr class="separator:a67f08ce6d770511d72f4539f961bcc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2494bcbdb52540f4de33e3d4cfac26fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2494bcbdb52540f4de33e3d4cfac26fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23A_EIC_EXTINT7</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:a2494bcbdb52540f4de33e3d4cfac26fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e78051967cbcffa4986bbcd1bd69c4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e78051967cbcffa4986bbcd1bd69c4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1e78051967cbcffa4986bbcd1bd69c4b">PIN_PA09A_EIC_EXTINT9</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a1e78051967cbcffa4986bbcd1bd69c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT9 on PA09 mux A. <br /></td></tr>
<tr class="separator:a1e78051967cbcffa4986bbcd1bd69c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ad347925ab7aa0582188d6d31d96ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44ad347925ab7aa0582188d6d31d96ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09A_EIC_EXTINT9</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a44ad347925ab7aa0582188d6d31d96ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdac1cdb6b0df4154d70ded5bc3ab26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbdac1cdb6b0df4154d70ded5bc3ab26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09A_EIC_EXTINT9</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1e78051967cbcffa4986bbcd1bd69c4b">PIN_PA09A_EIC_EXTINT9</a> &lt;&lt; 16) | MUX_PA09A_EIC_EXTINT9)</td></tr>
<tr class="separator:afbdac1cdb6b0df4154d70ded5bc3ab26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab144d41c98cefbf15b38dd45ddeabc8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab144d41c98cefbf15b38dd45ddeabc8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09A_EIC_EXTINT9</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:ab144d41c98cefbf15b38dd45ddeabc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2c811c3267616edc080b0bff76d475"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b2c811c3267616edc080b0bff76d475"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8b2c811c3267616edc080b0bff76d475">PIN_PA10A_EIC_EXTINT10</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a8b2c811c3267616edc080b0bff76d475"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT10 on PA10 mux A. <br /></td></tr>
<tr class="separator:a8b2c811c3267616edc080b0bff76d475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3e0ae410515ba4be948eb46dd27ee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b3e0ae410515ba4be948eb46dd27ee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10A_EIC_EXTINT10</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a6b3e0ae410515ba4be948eb46dd27ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7672d5552b27a53f47b3d6a269f7c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace7672d5552b27a53f47b3d6a269f7c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10A_EIC_EXTINT10</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8b2c811c3267616edc080b0bff76d475">PIN_PA10A_EIC_EXTINT10</a> &lt;&lt; 16) | MUX_PA10A_EIC_EXTINT10)</td></tr>
<tr class="separator:ace7672d5552b27a53f47b3d6a269f7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6d005919f95bfe9332cc2ba000b68e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e6d005919f95bfe9332cc2ba000b68e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10A_EIC_EXTINT10</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a5e6d005919f95bfe9332cc2ba000b68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad2bcd4445fdf7a35e7869ecbbf467e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ad2bcd4445fdf7a35e7869ecbbf467e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a4ad2bcd4445fdf7a35e7869ecbbf467e">PIN_PA30A_EIC_EXTINT10</a>&#160;&#160;&#160;30L</td></tr>
<tr class="memdesc:a4ad2bcd4445fdf7a35e7869ecbbf467e"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT10 on PA30 mux A. <br /></td></tr>
<tr class="separator:a4ad2bcd4445fdf7a35e7869ecbbf467e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d5e1bd00b662ecf68f2255724dd6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4d5e1bd00b662ecf68f2255724dd6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA30A_EIC_EXTINT10</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ad4d5e1bd00b662ecf68f2255724dd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e7e6a1515173d38fa4e674cf38fde8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94e7e6a1515173d38fa4e674cf38fde8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA30A_EIC_EXTINT10</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a4ad2bcd4445fdf7a35e7869ecbbf467e">PIN_PA30A_EIC_EXTINT10</a> &lt;&lt; 16) | MUX_PA30A_EIC_EXTINT10)</td></tr>
<tr class="separator:a94e7e6a1515173d38fa4e674cf38fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad306cf2e91497c4d29996a17ba607267"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad306cf2e91497c4d29996a17ba607267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA30A_EIC_EXTINT10</b>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="separator:ad306cf2e91497c4d29996a17ba607267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3657e3eaf7afcbeb5f745b100e1b7553"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3657e3eaf7afcbeb5f745b100e1b7553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3657e3eaf7afcbeb5f745b100e1b7553">PIN_PA11A_EIC_EXTINT11</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a3657e3eaf7afcbeb5f745b100e1b7553"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT11 on PA11 mux A. <br /></td></tr>
<tr class="separator:a3657e3eaf7afcbeb5f745b100e1b7553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45eed35dc289e5cc04aa6a6615253a74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45eed35dc289e5cc04aa6a6615253a74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11A_EIC_EXTINT11</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a45eed35dc289e5cc04aa6a6615253a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce7db1cd13991b83601a2fa6a0cdd77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ce7db1cd13991b83601a2fa6a0cdd77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11A_EIC_EXTINT11</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a3657e3eaf7afcbeb5f745b100e1b7553">PIN_PA11A_EIC_EXTINT11</a> &lt;&lt; 16) | MUX_PA11A_EIC_EXTINT11)</td></tr>
<tr class="separator:a2ce7db1cd13991b83601a2fa6a0cdd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148bad391719e0548f4d1ea7de1661df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a148bad391719e0548f4d1ea7de1661df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11A_EIC_EXTINT11</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:a148bad391719e0548f4d1ea7de1661df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d78007f60a0642e9f024acb6d3444a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d78007f60a0642e9f024acb6d3444a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5d78007f60a0642e9f024acb6d3444a4">PIN_PA31A_EIC_EXTINT11</a>&#160;&#160;&#160;31L</td></tr>
<tr class="memdesc:a5d78007f60a0642e9f024acb6d3444a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT11 on PA31 mux A. <br /></td></tr>
<tr class="separator:a5d78007f60a0642e9f024acb6d3444a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1efd6c01f3cefad49abfd3795b3f627"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1efd6c01f3cefad49abfd3795b3f627"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA31A_EIC_EXTINT11</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:ad1efd6c01f3cefad49abfd3795b3f627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa251e7444810dba07ba99fd3faba3df2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa251e7444810dba07ba99fd3faba3df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA31A_EIC_EXTINT11</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5d78007f60a0642e9f024acb6d3444a4">PIN_PA31A_EIC_EXTINT11</a> &lt;&lt; 16) | MUX_PA31A_EIC_EXTINT11)</td></tr>
<tr class="separator:aa251e7444810dba07ba99fd3faba3df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818e3d0380b5f317d95b002cc8071e3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a818e3d0380b5f317d95b002cc8071e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA31A_EIC_EXTINT11</b>&#160;&#160;&#160;(1ul &lt;&lt; 31)</td></tr>
<tr class="separator:a818e3d0380b5f317d95b002cc8071e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96ac6603bcae4a0f69099c0e8eef9d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac96ac6603bcae4a0f69099c0e8eef9d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac96ac6603bcae4a0f69099c0e8eef9d7">PIN_PA24A_EIC_EXTINT12</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:ac96ac6603bcae4a0f69099c0e8eef9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT12 on PA24 mux A. <br /></td></tr>
<tr class="separator:ac96ac6603bcae4a0f69099c0e8eef9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8aaa0b800ee99a630c5748f5321e35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d8aaa0b800ee99a630c5748f5321e35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24A_EIC_EXTINT12</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a7d8aaa0b800ee99a630c5748f5321e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a59284f74ac22d73c4083983e58ab7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a59284f74ac22d73c4083983e58ab7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24A_EIC_EXTINT12</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac96ac6603bcae4a0f69099c0e8eef9d7">PIN_PA24A_EIC_EXTINT12</a> &lt;&lt; 16) | MUX_PA24A_EIC_EXTINT12)</td></tr>
<tr class="separator:a4a59284f74ac22d73c4083983e58ab7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff61721a563dbb1326fc59257642439"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ff61721a563dbb1326fc59257642439"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24A_EIC_EXTINT12</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:a9ff61721a563dbb1326fc59257642439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76aeb205a8e634abbe8dc8189617c7aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76aeb205a8e634abbe8dc8189617c7aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a76aeb205a8e634abbe8dc8189617c7aa">PIN_PA25A_EIC_EXTINT13</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:a76aeb205a8e634abbe8dc8189617c7aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT13 on PA25 mux A. <br /></td></tr>
<tr class="separator:a76aeb205a8e634abbe8dc8189617c7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afa791852aca74eccf6e113b0bfe6d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0afa791852aca74eccf6e113b0bfe6d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25A_EIC_EXTINT13</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a0afa791852aca74eccf6e113b0bfe6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fba03b03cbd4169be3161f006b33825"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fba03b03cbd4169be3161f006b33825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25A_EIC_EXTINT13</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a76aeb205a8e634abbe8dc8189617c7aa">PIN_PA25A_EIC_EXTINT13</a> &lt;&lt; 16) | MUX_PA25A_EIC_EXTINT13)</td></tr>
<tr class="separator:a5fba03b03cbd4169be3161f006b33825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa69705199f2ee47d61ef4cb2d28a5ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa69705199f2ee47d61ef4cb2d28a5ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25A_EIC_EXTINT13</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:aaa69705199f2ee47d61ef4cb2d28a5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46158d922bcbc88aa8a9f8a5adac460"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa46158d922bcbc88aa8a9f8a5adac460"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa46158d922bcbc88aa8a9f8a5adac460">PIN_PA14A_EIC_EXTINT14</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:aa46158d922bcbc88aa8a9f8a5adac460"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT14 on PA14 mux A. <br /></td></tr>
<tr class="separator:aa46158d922bcbc88aa8a9f8a5adac460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb03044b3ae72cc083bf75edd71caf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeb03044b3ae72cc083bf75edd71caf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14A_EIC_EXTINT14</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:afeb03044b3ae72cc083bf75edd71caf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd04dc85dd82af514fd78127a6d13449"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd04dc85dd82af514fd78127a6d13449"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14A_EIC_EXTINT14</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa46158d922bcbc88aa8a9f8a5adac460">PIN_PA14A_EIC_EXTINT14</a> &lt;&lt; 16) | MUX_PA14A_EIC_EXTINT14)</td></tr>
<tr class="separator:acd04dc85dd82af514fd78127a6d13449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180fbf3388d91a02092b87609583ffa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a180fbf3388d91a02092b87609583ffa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14A_EIC_EXTINT14</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:a180fbf3388d91a02092b87609583ffa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59055d0529791436fa2df7e6de9e4200"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59055d0529791436fa2df7e6de9e4200"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a59055d0529791436fa2df7e6de9e4200">PIN_PA27A_EIC_EXTINT15</a>&#160;&#160;&#160;27L</td></tr>
<tr class="memdesc:a59055d0529791436fa2df7e6de9e4200"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT15 on PA27 mux A. <br /></td></tr>
<tr class="separator:a59055d0529791436fa2df7e6de9e4200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4165c29b6d61d31a6bc8ec2ff52a5ede"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4165c29b6d61d31a6bc8ec2ff52a5ede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA27A_EIC_EXTINT15</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a4165c29b6d61d31a6bc8ec2ff52a5ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fa853b3154a1e241afed080b2fb308"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1fa853b3154a1e241afed080b2fb308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA27A_EIC_EXTINT15</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a59055d0529791436fa2df7e6de9e4200">PIN_PA27A_EIC_EXTINT15</a> &lt;&lt; 16) | MUX_PA27A_EIC_EXTINT15)</td></tr>
<tr class="separator:ac1fa853b3154a1e241afed080b2fb308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0ab9d5fc5b77aea8367e3078007415"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0ab9d5fc5b77aea8367e3078007415"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA27A_EIC_EXTINT15</b>&#160;&#160;&#160;(1ul &lt;&lt; 27)</td></tr>
<tr class="separator:afa0ab9d5fc5b77aea8367e3078007415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6ad0634cbb035d1c78c40cfc0ed7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cf6ad0634cbb035d1c78c40cfc0ed7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6cf6ad0634cbb035d1c78c40cfc0ed7e">PIN_PA15A_EIC_EXTINT15</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:a6cf6ad0634cbb035d1c78c40cfc0ed7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: EXTINT15 on PA15 mux A. <br /></td></tr>
<tr class="separator:a6cf6ad0634cbb035d1c78c40cfc0ed7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4454df2977df5f5052c8cfa9aa7bb949"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4454df2977df5f5052c8cfa9aa7bb949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15A_EIC_EXTINT15</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a4454df2977df5f5052c8cfa9aa7bb949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82833fe8b0e407c256328205ffa03a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa82833fe8b0e407c256328205ffa03a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15A_EIC_EXTINT15</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6cf6ad0634cbb035d1c78c40cfc0ed7e">PIN_PA15A_EIC_EXTINT15</a> &lt;&lt; 16) | MUX_PA15A_EIC_EXTINT15)</td></tr>
<tr class="separator:aa82833fe8b0e407c256328205ffa03a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba0268457afacea6a282cd387e957c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba0268457afacea6a282cd387e957c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15A_EIC_EXTINT15</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:a1ba0268457afacea6a282cd387e957c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1082084482a49eaf19b717ea1a7bb3ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1082084482a49eaf19b717ea1a7bb3ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1082084482a49eaf19b717ea1a7bb3ad">PIN_PA08A_EIC_NMI</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a1082084482a49eaf19b717ea1a7bb3ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">EIC signal: NMI on PA08 mux A. <br /></td></tr>
<tr class="separator:a1082084482a49eaf19b717ea1a7bb3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5328c5c8021b33b51b63f187ed173390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5328c5c8021b33b51b63f187ed173390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08A_EIC_NMI</b>&#160;&#160;&#160;0L</td></tr>
<tr class="separator:a5328c5c8021b33b51b63f187ed173390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb76f4d8b7ecae628b6e71099bd1ce58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb76f4d8b7ecae628b6e71099bd1ce58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08A_EIC_NMI</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1082084482a49eaf19b717ea1a7bb3ad">PIN_PA08A_EIC_NMI</a> &lt;&lt; 16) | MUX_PA08A_EIC_NMI)</td></tr>
<tr class="separator:aeb76f4d8b7ecae628b6e71099bd1ce58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08bf77f657857513cab021c089de731a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08bf77f657857513cab021c089de731a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08A_EIC_NMI</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:a08bf77f657857513cab021c089de731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b328ec18f4ae65f3b128e77e2a8642"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0b328ec18f4ae65f3b128e77e2a8642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad0b328ec18f4ae65f3b128e77e2a8642">PIN_PA27G_TAL_BRK</a>&#160;&#160;&#160;27L</td></tr>
<tr class="memdesc:ad0b328ec18f4ae65f3b128e77e2a8642"><td class="mdescLeft">&#160;</td><td class="mdescRight">TAL signal: BRK on PA27 mux G. <br /></td></tr>
<tr class="separator:ad0b328ec18f4ae65f3b128e77e2a8642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56cbbb198593fee8eaedd9bb4dd42b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa56cbbb198593fee8eaedd9bb4dd42b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA27G_TAL_BRK</b>&#160;&#160;&#160;6L</td></tr>
<tr class="separator:aa56cbbb198593fee8eaedd9bb4dd42b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2becea949b67108bdf184fed651200f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2becea949b67108bdf184fed651200f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA27G_TAL_BRK</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad0b328ec18f4ae65f3b128e77e2a8642">PIN_PA27G_TAL_BRK</a> &lt;&lt; 16) | MUX_PA27G_TAL_BRK)</td></tr>
<tr class="separator:a2becea949b67108bdf184fed651200f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8287d28acc1e23df73e4db22df662794"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8287d28acc1e23df73e4db22df662794"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA27G_TAL_BRK</b>&#160;&#160;&#160;(1ul &lt;&lt; 27)</td></tr>
<tr class="separator:a8287d28acc1e23df73e4db22df662794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402ed7e21f4453f9c95d6acd4627003c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a402ed7e21f4453f9c95d6acd4627003c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a402ed7e21f4453f9c95d6acd4627003c">PIN_PA24G_USB_DM</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:a402ed7e21f4453f9c95d6acd4627003c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB signal: DM on PA24 mux G. <br /></td></tr>
<tr class="separator:a402ed7e21f4453f9c95d6acd4627003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584d5dc42d06b5df0b9e6c7dd5714cc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a584d5dc42d06b5df0b9e6c7dd5714cc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24G_USB_DM</b>&#160;&#160;&#160;6L</td></tr>
<tr class="separator:a584d5dc42d06b5df0b9e6c7dd5714cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe712ab64bb60fa94edbc8facaade2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe712ab64bb60fa94edbc8facaade2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24G_USB_DM</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a402ed7e21f4453f9c95d6acd4627003c">PIN_PA24G_USB_DM</a> &lt;&lt; 16) | MUX_PA24G_USB_DM)</td></tr>
<tr class="separator:afbe712ab64bb60fa94edbc8facaade2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b19095bad84128bd294d9b868e0746"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57b19095bad84128bd294d9b868e0746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24G_USB_DM</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:a57b19095bad84128bd294d9b868e0746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3209fce355391fa37fb9ee091037c99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3209fce355391fa37fb9ee091037c99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad3209fce355391fa37fb9ee091037c99">PIN_PA25G_USB_DP</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:ad3209fce355391fa37fb9ee091037c99"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB signal: DP on PA25 mux G. <br /></td></tr>
<tr class="separator:ad3209fce355391fa37fb9ee091037c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d922cd2e2cc8499575cbb952d1af504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d922cd2e2cc8499575cbb952d1af504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25G_USB_DP</b>&#160;&#160;&#160;6L</td></tr>
<tr class="separator:a3d922cd2e2cc8499575cbb952d1af504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6111cd9bfa47d39e140f48d041943860"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6111cd9bfa47d39e140f48d041943860"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25G_USB_DP</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad3209fce355391fa37fb9ee091037c99">PIN_PA25G_USB_DP</a> &lt;&lt; 16) | MUX_PA25G_USB_DP)</td></tr>
<tr class="separator:a6111cd9bfa47d39e140f48d041943860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45130746847dd43b0df71cbfd8e91bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae45130746847dd43b0df71cbfd8e91bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25G_USB_DP</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:ae45130746847dd43b0df71cbfd8e91bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6931681492076d8d7a0133e3e9f1cdd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6931681492076d8d7a0133e3e9f1cdd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6931681492076d8d7a0133e3e9f1cdd3">PIN_PA23G_USB_SOF_1KHZ</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:a6931681492076d8d7a0133e3e9f1cdd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB signal: SOF_1KHZ on PA23 mux G. <br /></td></tr>
<tr class="separator:a6931681492076d8d7a0133e3e9f1cdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81817b5c0c200c867ffc89d0af8939f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81817b5c0c200c867ffc89d0af8939f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23G_USB_SOF_1KHZ</b>&#160;&#160;&#160;6L</td></tr>
<tr class="separator:a81817b5c0c200c867ffc89d0af8939f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3215ad621c52e5f2a1f3af3dc949e094"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3215ad621c52e5f2a1f3af3dc949e094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23G_USB_SOF_1KHZ</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6931681492076d8d7a0133e3e9f1cdd3">PIN_PA23G_USB_SOF_1KHZ</a> &lt;&lt; 16) | MUX_PA23G_USB_SOF_1KHZ)</td></tr>
<tr class="separator:a3215ad621c52e5f2a1f3af3dc949e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af926793bdb748181782a957609183c97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af926793bdb748181782a957609183c97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23G_USB_SOF_1KHZ</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:af926793bdb748181782a957609183c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179ea5ec9f89f81e55c6888eb824d068"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a179ea5ec9f89f81e55c6888eb824d068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a179ea5ec9f89f81e55c6888eb824d068">PIN_PA04D_SERCOM0_PAD0</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a179ea5ec9f89f81e55c6888eb824d068"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD0 on PA04 mux D. <br /></td></tr>
<tr class="separator:a179ea5ec9f89f81e55c6888eb824d068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8324cbccc3035afacafd70f27af149"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e8324cbccc3035afacafd70f27af149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04D_SERCOM0_PAD0</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a8e8324cbccc3035afacafd70f27af149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713922b8d0cfc81d4825b7f86b0af387"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a713922b8d0cfc81d4825b7f86b0af387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04D_SERCOM0_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a179ea5ec9f89f81e55c6888eb824d068">PIN_PA04D_SERCOM0_PAD0</a> &lt;&lt; 16) | MUX_PA04D_SERCOM0_PAD0)</td></tr>
<tr class="separator:a713922b8d0cfc81d4825b7f86b0af387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d319898dd21ef56b838e5456396975"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23d319898dd21ef56b838e5456396975"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04D_SERCOM0_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a23d319898dd21ef56b838e5456396975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7932baad01e0dab934e930095d07bcd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7932baad01e0dab934e930095d07bcd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7932baad01e0dab934e930095d07bcd6">PIN_PA08C_SERCOM0_PAD0</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a7932baad01e0dab934e930095d07bcd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD0 on PA08 mux C. <br /></td></tr>
<tr class="separator:a7932baad01e0dab934e930095d07bcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ce60440662e4e2916a8fd41a58beed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5ce60440662e4e2916a8fd41a58beed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08C_SERCOM0_PAD0</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:af5ce60440662e4e2916a8fd41a58beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d7bbfa94f1f6e8c6668f0d5ec7048d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0d7bbfa94f1f6e8c6668f0d5ec7048d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08C_SERCOM0_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a7932baad01e0dab934e930095d07bcd6">PIN_PA08C_SERCOM0_PAD0</a> &lt;&lt; 16) | MUX_PA08C_SERCOM0_PAD0)</td></tr>
<tr class="separator:ab0d7bbfa94f1f6e8c6668f0d5ec7048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06fd0dbb089460e2dcec043021add98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad06fd0dbb089460e2dcec043021add98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08C_SERCOM0_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:ad06fd0dbb089460e2dcec043021add98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d21dc85a7896730e71d86ef2257ce7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4d21dc85a7896730e71d86ef2257ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad4d21dc85a7896730e71d86ef2257ce7">PIN_PA05D_SERCOM0_PAD1</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:ad4d21dc85a7896730e71d86ef2257ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD1 on PA05 mux D. <br /></td></tr>
<tr class="separator:ad4d21dc85a7896730e71d86ef2257ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362da559e366e93a9bc77161ac522407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a362da559e366e93a9bc77161ac522407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05D_SERCOM0_PAD1</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a362da559e366e93a9bc77161ac522407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ccef59b8088e0ac4d3b60a243716b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ccef59b8088e0ac4d3b60a243716b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05D_SERCOM0_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad4d21dc85a7896730e71d86ef2257ce7">PIN_PA05D_SERCOM0_PAD1</a> &lt;&lt; 16) | MUX_PA05D_SERCOM0_PAD1)</td></tr>
<tr class="separator:af8ccef59b8088e0ac4d3b60a243716b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bb47472d700e552604c14b8a7d32ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45bb47472d700e552604c14b8a7d32ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05D_SERCOM0_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:a45bb47472d700e552604c14b8a7d32ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5d8762f7ec6b0dcac7c7b86fb12601"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f5d8762f7ec6b0dcac7c7b86fb12601"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9f5d8762f7ec6b0dcac7c7b86fb12601">PIN_PA09C_SERCOM0_PAD1</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a9f5d8762f7ec6b0dcac7c7b86fb12601"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD1 on PA09 mux C. <br /></td></tr>
<tr class="separator:a9f5d8762f7ec6b0dcac7c7b86fb12601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6d194e0161e10b49f4c1f4ab9b134"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8af6d194e0161e10b49f4c1f4ab9b134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09C_SERCOM0_PAD1</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a8af6d194e0161e10b49f4c1f4ab9b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ae6a6881ed2c20aefaf2291f0c9487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ae6a6881ed2c20aefaf2291f0c9487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09C_SERCOM0_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a9f5d8762f7ec6b0dcac7c7b86fb12601">PIN_PA09C_SERCOM0_PAD1</a> &lt;&lt; 16) | MUX_PA09C_SERCOM0_PAD1)</td></tr>
<tr class="separator:a02ae6a6881ed2c20aefaf2291f0c9487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f18cf8f69a3845958684a7364d3b1a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f18cf8f69a3845958684a7364d3b1a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09C_SERCOM0_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a1f18cf8f69a3845958684a7364d3b1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a180a87e96b753c4f160089bb07718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98a180a87e96b753c4f160089bb07718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a98a180a87e96b753c4f160089bb07718">PIN_PA06D_SERCOM0_PAD2</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a98a180a87e96b753c4f160089bb07718"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD2 on PA06 mux D. <br /></td></tr>
<tr class="separator:a98a180a87e96b753c4f160089bb07718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25de23edd1641cf6eaf5ad387cd628d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25de23edd1641cf6eaf5ad387cd628d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06D_SERCOM0_PAD2</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a25de23edd1641cf6eaf5ad387cd628d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee1db140cc139a595c34cc55d03f6b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaee1db140cc139a595c34cc55d03f6b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06D_SERCOM0_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a98a180a87e96b753c4f160089bb07718">PIN_PA06D_SERCOM0_PAD2</a> &lt;&lt; 16) | MUX_PA06D_SERCOM0_PAD2)</td></tr>
<tr class="separator:aaee1db140cc139a595c34cc55d03f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a636f4bc1ddd0610037e7575b21fa0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a636f4bc1ddd0610037e7575b21fa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06D_SERCOM0_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:ae5a636f4bc1ddd0610037e7575b21fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf92a25fb30b2f6e4aa133df5bab7e4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf92a25fb30b2f6e4aa133df5bab7e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aaf92a25fb30b2f6e4aa133df5bab7e4d">PIN_PA10C_SERCOM0_PAD2</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:aaf92a25fb30b2f6e4aa133df5bab7e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD2 on PA10 mux C. <br /></td></tr>
<tr class="separator:aaf92a25fb30b2f6e4aa133df5bab7e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8b277af50be354044f0e52b0a10363"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a8b277af50be354044f0e52b0a10363"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10C_SERCOM0_PAD2</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a6a8b277af50be354044f0e52b0a10363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b83a7f81d56fae5703ec1e226a3c06e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b83a7f81d56fae5703ec1e226a3c06e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10C_SERCOM0_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aaf92a25fb30b2f6e4aa133df5bab7e4d">PIN_PA10C_SERCOM0_PAD2</a> &lt;&lt; 16) | MUX_PA10C_SERCOM0_PAD2)</td></tr>
<tr class="separator:a4b83a7f81d56fae5703ec1e226a3c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe20d3a20a40556c96be667e49788451"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe20d3a20a40556c96be667e49788451"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10C_SERCOM0_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:abe20d3a20a40556c96be667e49788451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d8d9333afa2bfd599a2b08a3af2997"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0d8d9333afa2bfd599a2b08a3af2997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab0d8d9333afa2bfd599a2b08a3af2997">PIN_PA07D_SERCOM0_PAD3</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:ab0d8d9333afa2bfd599a2b08a3af2997"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD3 on PA07 mux D. <br /></td></tr>
<tr class="separator:ab0d8d9333afa2bfd599a2b08a3af2997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2957b6c89f052335e9235e1438fe71b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2957b6c89f052335e9235e1438fe71b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07D_SERCOM0_PAD3</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:ac2957b6c89f052335e9235e1438fe71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0fbf9c178814bd35328744a3f6df97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd0fbf9c178814bd35328744a3f6df97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07D_SERCOM0_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab0d8d9333afa2bfd599a2b08a3af2997">PIN_PA07D_SERCOM0_PAD3</a> &lt;&lt; 16) | MUX_PA07D_SERCOM0_PAD3)</td></tr>
<tr class="separator:acd0fbf9c178814bd35328744a3f6df97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba581e683fc05c49a691cef52427dc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ba581e683fc05c49a691cef52427dc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07D_SERCOM0_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a7ba581e683fc05c49a691cef52427dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e3a9a915d036f33dc5e928877f81b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60e3a9a915d036f33dc5e928877f81b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a60e3a9a915d036f33dc5e928877f81b8">PIN_PA11C_SERCOM0_PAD3</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a60e3a9a915d036f33dc5e928877f81b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM0 signal: PAD3 on PA11 mux C. <br /></td></tr>
<tr class="separator:a60e3a9a915d036f33dc5e928877f81b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac613c101e48b4cadeeadee08968d2651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac613c101e48b4cadeeadee08968d2651"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11C_SERCOM0_PAD3</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:ac613c101e48b4cadeeadee08968d2651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934adc4f69392ac742fdbd5c71dac08b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934adc4f69392ac742fdbd5c71dac08b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11C_SERCOM0_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a60e3a9a915d036f33dc5e928877f81b8">PIN_PA11C_SERCOM0_PAD3</a> &lt;&lt; 16) | MUX_PA11C_SERCOM0_PAD3)</td></tr>
<tr class="separator:a934adc4f69392ac742fdbd5c71dac08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92390776053d4c31744fadcf9dc5b956"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92390776053d4c31744fadcf9dc5b956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11C_SERCOM0_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:a92390776053d4c31744fadcf9dc5b956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7b3ffb79c98ff2acbeec19eccfe9d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe7b3ffb79c98ff2acbeec19eccfe9d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#afe7b3ffb79c98ff2acbeec19eccfe9d0">PIN_PA16C_SERCOM1_PAD0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:afe7b3ffb79c98ff2acbeec19eccfe9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD0 on PA16 mux C. <br /></td></tr>
<tr class="separator:afe7b3ffb79c98ff2acbeec19eccfe9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a49267e065d8a58120c73f8ee34365b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a49267e065d8a58120c73f8ee34365b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16C_SERCOM1_PAD0</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a3a49267e065d8a58120c73f8ee34365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad061fad9fa2c90b4930fc7a437b61c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ad061fad9fa2c90b4930fc7a437b61c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16C_SERCOM1_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#afe7b3ffb79c98ff2acbeec19eccfe9d0">PIN_PA16C_SERCOM1_PAD0</a> &lt;&lt; 16) | MUX_PA16C_SERCOM1_PAD0)</td></tr>
<tr class="separator:a4ad061fad9fa2c90b4930fc7a437b61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67930502b6d950cd41fa1c7d4aaaedcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67930502b6d950cd41fa1c7d4aaaedcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16C_SERCOM1_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:a67930502b6d950cd41fa1c7d4aaaedcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1a5fa24eb08e5056d1eb8eefe6a14c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f1a5fa24eb08e5056d1eb8eefe6a14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7f1a5fa24eb08e5056d1eb8eefe6a14c">PIN_PA00D_SERCOM1_PAD0</a>&#160;&#160;&#160;0L</td></tr>
<tr class="memdesc:a7f1a5fa24eb08e5056d1eb8eefe6a14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD0 on PA00 mux D. <br /></td></tr>
<tr class="separator:a7f1a5fa24eb08e5056d1eb8eefe6a14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e28f475a8417d8a0df6dff0533275c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44e28f475a8417d8a0df6dff0533275c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA00D_SERCOM1_PAD0</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a44e28f475a8417d8a0df6dff0533275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af243556f5a6f2b6ef1b27419714f47f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af243556f5a6f2b6ef1b27419714f47f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA00D_SERCOM1_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a7f1a5fa24eb08e5056d1eb8eefe6a14c">PIN_PA00D_SERCOM1_PAD0</a> &lt;&lt; 16) | MUX_PA00D_SERCOM1_PAD0)</td></tr>
<tr class="separator:af243556f5a6f2b6ef1b27419714f47f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fde95efc3090c95f29ad8d74211f58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04fde95efc3090c95f29ad8d74211f58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA00D_SERCOM1_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt;  0)</td></tr>
<tr class="separator:a04fde95efc3090c95f29ad8d74211f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5870755f6280141bd85ff709b97c71b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5870755f6280141bd85ff709b97c71b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab5870755f6280141bd85ff709b97c71b">PIN_PA17C_SERCOM1_PAD1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:ab5870755f6280141bd85ff709b97c71b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD1 on PA17 mux C. <br /></td></tr>
<tr class="separator:ab5870755f6280141bd85ff709b97c71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea4b1ca9bf9a46b0d3d3f07825f36ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ea4b1ca9bf9a46b0d3d3f07825f36ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17C_SERCOM1_PAD1</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a4ea4b1ca9bf9a46b0d3d3f07825f36ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9b85de68d63dec32ee0caeb2bf826b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb9b85de68d63dec32ee0caeb2bf826b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17C_SERCOM1_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab5870755f6280141bd85ff709b97c71b">PIN_PA17C_SERCOM1_PAD1</a> &lt;&lt; 16) | MUX_PA17C_SERCOM1_PAD1)</td></tr>
<tr class="separator:afb9b85de68d63dec32ee0caeb2bf826b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdfbd6da5f26cc5f81922680d932b68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bdfbd6da5f26cc5f81922680d932b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17C_SERCOM1_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:a2bdfbd6da5f26cc5f81922680d932b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8ebe3945e66f4e86d3ef17c82d1035"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea8ebe3945e66f4e86d3ef17c82d1035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aea8ebe3945e66f4e86d3ef17c82d1035">PIN_PA01D_SERCOM1_PAD1</a>&#160;&#160;&#160;1L</td></tr>
<tr class="memdesc:aea8ebe3945e66f4e86d3ef17c82d1035"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD1 on PA01 mux D. <br /></td></tr>
<tr class="separator:aea8ebe3945e66f4e86d3ef17c82d1035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab5aa3d802fead33c148cb0755b7ccd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaab5aa3d802fead33c148cb0755b7ccd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA01D_SERCOM1_PAD1</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:aaab5aa3d802fead33c148cb0755b7ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893a5226dae319bea9e02362ad9bbcfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a893a5226dae319bea9e02362ad9bbcfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA01D_SERCOM1_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aea8ebe3945e66f4e86d3ef17c82d1035">PIN_PA01D_SERCOM1_PAD1</a> &lt;&lt; 16) | MUX_PA01D_SERCOM1_PAD1)</td></tr>
<tr class="separator:a893a5226dae319bea9e02362ad9bbcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10da938b5023f54df5a6f9f7dc26897"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad10da938b5023f54df5a6f9f7dc26897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA01D_SERCOM1_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt;  1)</td></tr>
<tr class="separator:ad10da938b5023f54df5a6f9f7dc26897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174823ce52f5a2bd5c316b7a8bddf1f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a174823ce52f5a2bd5c316b7a8bddf1f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a174823ce52f5a2bd5c316b7a8bddf1f8">PIN_PA30D_SERCOM1_PAD2</a>&#160;&#160;&#160;30L</td></tr>
<tr class="memdesc:a174823ce52f5a2bd5c316b7a8bddf1f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD2 on PA30 mux D. <br /></td></tr>
<tr class="separator:a174823ce52f5a2bd5c316b7a8bddf1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c7d89ac4f6fdb1169bf39d3ab32525"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7c7d89ac4f6fdb1169bf39d3ab32525"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA30D_SERCOM1_PAD2</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:aa7c7d89ac4f6fdb1169bf39d3ab32525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f11e86320d09560f7e755cb30f723ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f11e86320d09560f7e755cb30f723ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA30D_SERCOM1_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a174823ce52f5a2bd5c316b7a8bddf1f8">PIN_PA30D_SERCOM1_PAD2</a> &lt;&lt; 16) | MUX_PA30D_SERCOM1_PAD2)</td></tr>
<tr class="separator:a7f11e86320d09560f7e755cb30f723ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eedb76a3713ae52880c04ee5d383be7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eedb76a3713ae52880c04ee5d383be7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA30D_SERCOM1_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="separator:a2eedb76a3713ae52880c04ee5d383be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3288224f49ad40a523bb06d304fb139d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3288224f49ad40a523bb06d304fb139d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3288224f49ad40a523bb06d304fb139d">PIN_PA18C_SERCOM1_PAD2</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:a3288224f49ad40a523bb06d304fb139d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD2 on PA18 mux C. <br /></td></tr>
<tr class="separator:a3288224f49ad40a523bb06d304fb139d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08ad5711c6fcc0a47334407f626a877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab08ad5711c6fcc0a47334407f626a877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18C_SERCOM1_PAD2</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:ab08ad5711c6fcc0a47334407f626a877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a8bfa73b3db83978c6fcd7d3ed214d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84a8bfa73b3db83978c6fcd7d3ed214d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18C_SERCOM1_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a3288224f49ad40a523bb06d304fb139d">PIN_PA18C_SERCOM1_PAD2</a> &lt;&lt; 16) | MUX_PA18C_SERCOM1_PAD2)</td></tr>
<tr class="separator:a84a8bfa73b3db83978c6fcd7d3ed214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecbb8b55e2b66dc34b3e9c7a1a78044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abecbb8b55e2b66dc34b3e9c7a1a78044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18C_SERCOM1_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:abecbb8b55e2b66dc34b3e9c7a1a78044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa462211d59fefd3ceccb2f5ce40d800b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa462211d59fefd3ceccb2f5ce40d800b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa462211d59fefd3ceccb2f5ce40d800b">PIN_PA31D_SERCOM1_PAD3</a>&#160;&#160;&#160;31L</td></tr>
<tr class="memdesc:aa462211d59fefd3ceccb2f5ce40d800b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD3 on PA31 mux D. <br /></td></tr>
<tr class="separator:aa462211d59fefd3ceccb2f5ce40d800b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f65750136310131acf9513b395323e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f65750136310131acf9513b395323e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA31D_SERCOM1_PAD3</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a0f65750136310131acf9513b395323e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d726c708adf48b36945c98abb20c3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31d726c708adf48b36945c98abb20c3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA31D_SERCOM1_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa462211d59fefd3ceccb2f5ce40d800b">PIN_PA31D_SERCOM1_PAD3</a> &lt;&lt; 16) | MUX_PA31D_SERCOM1_PAD3)</td></tr>
<tr class="separator:a31d726c708adf48b36945c98abb20c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a662c00b054f5f315a14968b876ff5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a662c00b054f5f315a14968b876ff5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA31D_SERCOM1_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 31)</td></tr>
<tr class="separator:a4a662c00b054f5f315a14968b876ff5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8605e46feb172377bc736e2c869009fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8605e46feb172377bc736e2c869009fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8605e46feb172377bc736e2c869009fe">PIN_PA19C_SERCOM1_PAD3</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:a8605e46feb172377bc736e2c869009fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM1 signal: PAD3 on PA19 mux C. <br /></td></tr>
<tr class="separator:a8605e46feb172377bc736e2c869009fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffa146931ef7264b84718543d086d22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afffa146931ef7264b84718543d086d22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19C_SERCOM1_PAD3</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:afffa146931ef7264b84718543d086d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b3034c9e13388c4194905594c0b52a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22b3034c9e13388c4194905594c0b52a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19C_SERCOM1_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8605e46feb172377bc736e2c869009fe">PIN_PA19C_SERCOM1_PAD3</a> &lt;&lt; 16) | MUX_PA19C_SERCOM1_PAD3)</td></tr>
<tr class="separator:a22b3034c9e13388c4194905594c0b52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c5cbaf07d7659e78a060b17696a367"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c5cbaf07d7659e78a060b17696a367"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19C_SERCOM1_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:ac7c5cbaf07d7659e78a060b17696a367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab833d6cadba9a74426f89d3c6e33513"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab833d6cadba9a74426f89d3c6e33513"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aab833d6cadba9a74426f89d3c6e33513">PIN_PA08D_SERCOM2_PAD0</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:aab833d6cadba9a74426f89d3c6e33513"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD0 on PA08 mux D. <br /></td></tr>
<tr class="separator:aab833d6cadba9a74426f89d3c6e33513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae00ed15e7d5d29adbd9b63faf5a3b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abae00ed15e7d5d29adbd9b63faf5a3b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08D_SERCOM2_PAD0</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:abae00ed15e7d5d29adbd9b63faf5a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe10d951128e796cb99f36d5c5489dda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe10d951128e796cb99f36d5c5489dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08D_SERCOM2_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aab833d6cadba9a74426f89d3c6e33513">PIN_PA08D_SERCOM2_PAD0</a> &lt;&lt; 16) | MUX_PA08D_SERCOM2_PAD0)</td></tr>
<tr class="separator:abe10d951128e796cb99f36d5c5489dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724cc71f75ba36b6d4f820bb49a26b67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a724cc71f75ba36b6d4f820bb49a26b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08D_SERCOM2_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:a724cc71f75ba36b6d4f820bb49a26b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf717a2f9c6e5fc470a977f5579d4e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf717a2f9c6e5fc470a977f5579d4e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#adf717a2f9c6e5fc470a977f5579d4e1e">PIN_PA09D_SERCOM2_PAD1</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:adf717a2f9c6e5fc470a977f5579d4e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD1 on PA09 mux D. <br /></td></tr>
<tr class="separator:adf717a2f9c6e5fc470a977f5579d4e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0296de966bfce885b49faff2217ef124"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0296de966bfce885b49faff2217ef124"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09D_SERCOM2_PAD1</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a0296de966bfce885b49faff2217ef124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd76732457e667e3b04123a950bcfc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbd76732457e667e3b04123a950bcfc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09D_SERCOM2_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#adf717a2f9c6e5fc470a977f5579d4e1e">PIN_PA09D_SERCOM2_PAD1</a> &lt;&lt; 16) | MUX_PA09D_SERCOM2_PAD1)</td></tr>
<tr class="separator:adbd76732457e667e3b04123a950bcfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0022de5e9b206262afcf7ce03bd48251"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0022de5e9b206262afcf7ce03bd48251"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09D_SERCOM2_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a0022de5e9b206262afcf7ce03bd48251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074dbb37fca09ab1f66650959a41fd2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a074dbb37fca09ab1f66650959a41fd2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a074dbb37fca09ab1f66650959a41fd2c">PIN_PA10D_SERCOM2_PAD2</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a074dbb37fca09ab1f66650959a41fd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD2 on PA10 mux D. <br /></td></tr>
<tr class="separator:a074dbb37fca09ab1f66650959a41fd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef03ae6013d1c1b8dd30ea4476f414e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef03ae6013d1c1b8dd30ea4476f414e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10D_SERCOM2_PAD2</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:aef03ae6013d1c1b8dd30ea4476f414e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9e00361b08dde144aa6db249418760"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b9e00361b08dde144aa6db249418760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10D_SERCOM2_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a074dbb37fca09ab1f66650959a41fd2c">PIN_PA10D_SERCOM2_PAD2</a> &lt;&lt; 16) | MUX_PA10D_SERCOM2_PAD2)</td></tr>
<tr class="separator:a8b9e00361b08dde144aa6db249418760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8866ccec7fbc164f9db3e58a146674"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f8866ccec7fbc164f9db3e58a146674"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10D_SERCOM2_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a1f8866ccec7fbc164f9db3e58a146674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e1daf7ba564bd868fdb4b53ada5751"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0e1daf7ba564bd868fdb4b53ada5751"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac0e1daf7ba564bd868fdb4b53ada5751">PIN_PA14C_SERCOM2_PAD2</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:ac0e1daf7ba564bd868fdb4b53ada5751"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD2 on PA14 mux C. <br /></td></tr>
<tr class="separator:ac0e1daf7ba564bd868fdb4b53ada5751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0dd651d25075d3a82329f28ef8554a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0dd651d25075d3a82329f28ef8554a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14C_SERCOM2_PAD2</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:aa0dd651d25075d3a82329f28ef8554a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08459e4fa34df183bac973b56e359f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae08459e4fa34df183bac973b56e359f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14C_SERCOM2_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac0e1daf7ba564bd868fdb4b53ada5751">PIN_PA14C_SERCOM2_PAD2</a> &lt;&lt; 16) | MUX_PA14C_SERCOM2_PAD2)</td></tr>
<tr class="separator:ae08459e4fa34df183bac973b56e359f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59de336b6b5217ff41cfcc595ea2df9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac59de336b6b5217ff41cfcc595ea2df9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14C_SERCOM2_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:ac59de336b6b5217ff41cfcc595ea2df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac266976ecf2df78224be648346faf789"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac266976ecf2df78224be648346faf789"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac266976ecf2df78224be648346faf789">PIN_PA11D_SERCOM2_PAD3</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:ac266976ecf2df78224be648346faf789"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD3 on PA11 mux D. <br /></td></tr>
<tr class="separator:ac266976ecf2df78224be648346faf789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbeaf90326dc24fa95566ad117da82e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbeaf90326dc24fa95566ad117da82e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11D_SERCOM2_PAD3</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:abbeaf90326dc24fa95566ad117da82e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3fdce09eaac07d6cf3525bbfcfb68c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c3fdce09eaac07d6cf3525bbfcfb68c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11D_SERCOM2_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac266976ecf2df78224be648346faf789">PIN_PA11D_SERCOM2_PAD3</a> &lt;&lt; 16) | MUX_PA11D_SERCOM2_PAD3)</td></tr>
<tr class="separator:a4c3fdce09eaac07d6cf3525bbfcfb68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41e28646debc10891d3079f29b61fe2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac41e28646debc10891d3079f29b61fe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11D_SERCOM2_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:ac41e28646debc10891d3079f29b61fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8dfa9adfe5ca9c951d4914889e0cda4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8dfa9adfe5ca9c951d4914889e0cda4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af8dfa9adfe5ca9c951d4914889e0cda4">PIN_PA15C_SERCOM2_PAD3</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:af8dfa9adfe5ca9c951d4914889e0cda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM2 signal: PAD3 on PA15 mux C. <br /></td></tr>
<tr class="separator:af8dfa9adfe5ca9c951d4914889e0cda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c68af0faaebfe145679d04615165a20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c68af0faaebfe145679d04615165a20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15C_SERCOM2_PAD3</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a0c68af0faaebfe145679d04615165a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbf7933ae6bfe6b8b36508fcb7fd3b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfbf7933ae6bfe6b8b36508fcb7fd3b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15C_SERCOM2_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af8dfa9adfe5ca9c951d4914889e0cda4">PIN_PA15C_SERCOM2_PAD3</a> &lt;&lt; 16) | MUX_PA15C_SERCOM2_PAD3)</td></tr>
<tr class="separator:adfbf7933ae6bfe6b8b36508fcb7fd3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273b6da9e8d42ffd072b6afd12de29d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a273b6da9e8d42ffd072b6afd12de29d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15C_SERCOM2_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:a273b6da9e8d42ffd072b6afd12de29d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2228206f113fad672399bdb1334c48d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2228206f113fad672399bdb1334c48d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad2228206f113fad672399bdb1334c48d">PIN_PA16D_SERCOM3_PAD0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:ad2228206f113fad672399bdb1334c48d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD0 on PA16 mux D. <br /></td></tr>
<tr class="separator:ad2228206f113fad672399bdb1334c48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac798b4d3d548c03d24296c83ab7e696a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac798b4d3d548c03d24296c83ab7e696a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16D_SERCOM3_PAD0</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:ac798b4d3d548c03d24296c83ab7e696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fee2f94f74a1c671920083eb75ed443"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fee2f94f74a1c671920083eb75ed443"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16D_SERCOM3_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad2228206f113fad672399bdb1334c48d">PIN_PA16D_SERCOM3_PAD0</a> &lt;&lt; 16) | MUX_PA16D_SERCOM3_PAD0)</td></tr>
<tr class="separator:a3fee2f94f74a1c671920083eb75ed443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc7fa6f65b78a4e80b2afcb8653e054"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbc7fa6f65b78a4e80b2afcb8653e054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16D_SERCOM3_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:adbc7fa6f65b78a4e80b2afcb8653e054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd984c9db10e1b847bfc4224b7d324b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cd984c9db10e1b847bfc4224b7d324b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9cd984c9db10e1b847bfc4224b7d324b">PIN_PA22C_SERCOM3_PAD0</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:a9cd984c9db10e1b847bfc4224b7d324b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD0 on PA22 mux C. <br /></td></tr>
<tr class="separator:a9cd984c9db10e1b847bfc4224b7d324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd6e38d54da57f09cffcf49248aeee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cd6e38d54da57f09cffcf49248aeee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22C_SERCOM3_PAD0</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a6cd6e38d54da57f09cffcf49248aeee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc12737bd31027da2b88c88ddf2f480"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dc12737bd31027da2b88c88ddf2f480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22C_SERCOM3_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a9cd984c9db10e1b847bfc4224b7d324b">PIN_PA22C_SERCOM3_PAD0</a> &lt;&lt; 16) | MUX_PA22C_SERCOM3_PAD0)</td></tr>
<tr class="separator:a2dc12737bd31027da2b88c88ddf2f480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3208352082b6c8db3849c3481b6fc157"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3208352082b6c8db3849c3481b6fc157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22C_SERCOM3_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:a3208352082b6c8db3849c3481b6fc157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6429b7f6c46931c56c44000d77c87dc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6429b7f6c46931c56c44000d77c87dc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6429b7f6c46931c56c44000d77c87dc3">PIN_PA27F_SERCOM3_PAD0</a>&#160;&#160;&#160;27L</td></tr>
<tr class="memdesc:a6429b7f6c46931c56c44000d77c87dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD0 on PA27 mux F. <br /></td></tr>
<tr class="separator:a6429b7f6c46931c56c44000d77c87dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21df274d7002c8102f0724bc5597c463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21df274d7002c8102f0724bc5597c463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA27F_SERCOM3_PAD0</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a21df274d7002c8102f0724bc5597c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba893f2802243545f424874e68d8f81a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba893f2802243545f424874e68d8f81a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA27F_SERCOM3_PAD0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6429b7f6c46931c56c44000d77c87dc3">PIN_PA27F_SERCOM3_PAD0</a> &lt;&lt; 16) | MUX_PA27F_SERCOM3_PAD0)</td></tr>
<tr class="separator:aba893f2802243545f424874e68d8f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44705f30f9c1d763f8d557a9153af71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac44705f30f9c1d763f8d557a9153af71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA27F_SERCOM3_PAD0</b>&#160;&#160;&#160;(1ul &lt;&lt; 27)</td></tr>
<tr class="separator:ac44705f30f9c1d763f8d557a9153af71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1aa83a76e5f6b425822d051e685b1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b1aa83a76e5f6b425822d051e685b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a2b1aa83a76e5f6b425822d051e685b1e">PIN_PA17D_SERCOM3_PAD1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:a2b1aa83a76e5f6b425822d051e685b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD1 on PA17 mux D. <br /></td></tr>
<tr class="separator:a2b1aa83a76e5f6b425822d051e685b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cdc7146459c7cd4bda9d56d9d11828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38cdc7146459c7cd4bda9d56d9d11828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17D_SERCOM3_PAD1</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:a38cdc7146459c7cd4bda9d56d9d11828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16ba08492acbb3e1f98a298deb251fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab16ba08492acbb3e1f98a298deb251fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17D_SERCOM3_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a2b1aa83a76e5f6b425822d051e685b1e">PIN_PA17D_SERCOM3_PAD1</a> &lt;&lt; 16) | MUX_PA17D_SERCOM3_PAD1)</td></tr>
<tr class="separator:ab16ba08492acbb3e1f98a298deb251fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abc4c40f93782ff0261e08d659cc69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7abc4c40f93782ff0261e08d659cc69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17D_SERCOM3_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:af7abc4c40f93782ff0261e08d659cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3317ce41a4529ece8179416b7c1a56f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3317ce41a4529ece8179416b7c1a56f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af3317ce41a4529ece8179416b7c1a56f">PIN_PA23C_SERCOM3_PAD1</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:af3317ce41a4529ece8179416b7c1a56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD1 on PA23 mux C. <br /></td></tr>
<tr class="separator:af3317ce41a4529ece8179416b7c1a56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db75c79a9124dd0191c40f680abb506"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7db75c79a9124dd0191c40f680abb506"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23C_SERCOM3_PAD1</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a7db75c79a9124dd0191c40f680abb506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bafe5c3611ad1e03fc59315a75d59b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bafe5c3611ad1e03fc59315a75d59b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23C_SERCOM3_PAD1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af3317ce41a4529ece8179416b7c1a56f">PIN_PA23C_SERCOM3_PAD1</a> &lt;&lt; 16) | MUX_PA23C_SERCOM3_PAD1)</td></tr>
<tr class="separator:a5bafe5c3611ad1e03fc59315a75d59b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9cfc3c2e016b6de20d901ea8bc7cf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b9cfc3c2e016b6de20d901ea8bc7cf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23C_SERCOM3_PAD1</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:a3b9cfc3c2e016b6de20d901ea8bc7cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99a01237c215665208d0d29b17a27d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa99a01237c215665208d0d29b17a27d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa99a01237c215665208d0d29b17a27d3">PIN_PA18D_SERCOM3_PAD2</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:aa99a01237c215665208d0d29b17a27d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD2 on PA18 mux D. <br /></td></tr>
<tr class="separator:aa99a01237c215665208d0d29b17a27d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a7e0ae4d389d836ccad30d41064dda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7a7e0ae4d389d836ccad30d41064dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18D_SERCOM3_PAD2</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:ab7a7e0ae4d389d836ccad30d41064dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb9fda1d08852a9eb34e59a6103373"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6cb9fda1d08852a9eb34e59a6103373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18D_SERCOM3_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa99a01237c215665208d0d29b17a27d3">PIN_PA18D_SERCOM3_PAD2</a> &lt;&lt; 16) | MUX_PA18D_SERCOM3_PAD2)</td></tr>
<tr class="separator:af6cb9fda1d08852a9eb34e59a6103373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2c24af5e747978a094cca6c97bbe86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d2c24af5e747978a094cca6c97bbe86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18D_SERCOM3_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:a7d2c24af5e747978a094cca6c97bbe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84b9177a74b0cbce8cef9dbd7e2114b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af84b9177a74b0cbce8cef9dbd7e2114b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af84b9177a74b0cbce8cef9dbd7e2114b">PIN_PA24C_SERCOM3_PAD2</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:af84b9177a74b0cbce8cef9dbd7e2114b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD2 on PA24 mux C. <br /></td></tr>
<tr class="separator:af84b9177a74b0cbce8cef9dbd7e2114b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ceb09fa1663cd64f8d3b091a69a182"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91ceb09fa1663cd64f8d3b091a69a182"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24C_SERCOM3_PAD2</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:a91ceb09fa1663cd64f8d3b091a69a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c42ce61557386117e22bd24baab49dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c42ce61557386117e22bd24baab49dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24C_SERCOM3_PAD2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af84b9177a74b0cbce8cef9dbd7e2114b">PIN_PA24C_SERCOM3_PAD2</a> &lt;&lt; 16) | MUX_PA24C_SERCOM3_PAD2)</td></tr>
<tr class="separator:a5c42ce61557386117e22bd24baab49dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44410dd1b8faf275840b9e5f44e7bfdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44410dd1b8faf275840b9e5f44e7bfdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24C_SERCOM3_PAD2</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:a44410dd1b8faf275840b9e5f44e7bfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed5bb59474047684f40617d5ecfd461"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ed5bb59474047684f40617d5ecfd461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a2ed5bb59474047684f40617d5ecfd461">PIN_PA19D_SERCOM3_PAD3</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:a2ed5bb59474047684f40617d5ecfd461"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD3 on PA19 mux D. <br /></td></tr>
<tr class="separator:a2ed5bb59474047684f40617d5ecfd461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72bb03f3f86ebef0b07224ecdcb812a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac72bb03f3f86ebef0b07224ecdcb812a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19D_SERCOM3_PAD3</b>&#160;&#160;&#160;3L</td></tr>
<tr class="separator:ac72bb03f3f86ebef0b07224ecdcb812a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e13b89d2d7a5f23fad197ddeaca2d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e13b89d2d7a5f23fad197ddeaca2d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19D_SERCOM3_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a2ed5bb59474047684f40617d5ecfd461">PIN_PA19D_SERCOM3_PAD3</a> &lt;&lt; 16) | MUX_PA19D_SERCOM3_PAD3)</td></tr>
<tr class="separator:ac4e13b89d2d7a5f23fad197ddeaca2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444f91b8c8b9409a3e421368ef2de7f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a444f91b8c8b9409a3e421368ef2de7f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19D_SERCOM3_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:a444f91b8c8b9409a3e421368ef2de7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f86d5f1e4d85d8c3888682c2505a33f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f86d5f1e4d85d8c3888682c2505a33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7f86d5f1e4d85d8c3888682c2505a33f">PIN_PA25C_SERCOM3_PAD3</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:a7f86d5f1e4d85d8c3888682c2505a33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERCOM3 signal: PAD3 on PA25 mux C. <br /></td></tr>
<tr class="separator:a7f86d5f1e4d85d8c3888682c2505a33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cef86e0a84f2e8d9ac7a512ed639dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7cef86e0a84f2e8d9ac7a512ed639dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25C_SERCOM3_PAD3</b>&#160;&#160;&#160;2L</td></tr>
<tr class="separator:ab7cef86e0a84f2e8d9ac7a512ed639dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b225ee50c4f3ca42f449ef92f484f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91b225ee50c4f3ca42f449ef92f484f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25C_SERCOM3_PAD3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a7f86d5f1e4d85d8c3888682c2505a33f">PIN_PA25C_SERCOM3_PAD3</a> &lt;&lt; 16) | MUX_PA25C_SERCOM3_PAD3)</td></tr>
<tr class="separator:a91b225ee50c4f3ca42f449ef92f484f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb5131fa87c5df77b89a1951ba3327f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcb5131fa87c5df77b89a1951ba3327f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25C_SERCOM3_PAD3</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:afcb5131fa87c5df77b89a1951ba3327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aabce1ee6c4684ee2d0aa4631c64f83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9aabce1ee6c4684ee2d0aa4631c64f83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a9aabce1ee6c4684ee2d0aa4631c64f83">PIN_PA04E_TCC0_WO0</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a9aabce1ee6c4684ee2d0aa4631c64f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO0 on PA04 mux E. <br /></td></tr>
<tr class="separator:a9aabce1ee6c4684ee2d0aa4631c64f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a9898f403a2d9796af5c930c3fef46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14a9898f403a2d9796af5c930c3fef46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04E_TCC0_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a14a9898f403a2d9796af5c930c3fef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a17f72e5b34293fc6da93954eb3dba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0a17f72e5b34293fc6da93954eb3dba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04E_TCC0_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a9aabce1ee6c4684ee2d0aa4631c64f83">PIN_PA04E_TCC0_WO0</a> &lt;&lt; 16) | MUX_PA04E_TCC0_WO0)</td></tr>
<tr class="separator:aa0a17f72e5b34293fc6da93954eb3dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb9821bb4b2ea4da37fc361ea4f58b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cb9821bb4b2ea4da37fc361ea4f58b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04E_TCC0_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a3cb9821bb4b2ea4da37fc361ea4f58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482a93bbc6366dd00c8f283beef58453"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a482a93bbc6366dd00c8f283beef58453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a482a93bbc6366dd00c8f283beef58453">PIN_PA08E_TCC0_WO0</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a482a93bbc6366dd00c8f283beef58453"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO0 on PA08 mux E. <br /></td></tr>
<tr class="separator:a482a93bbc6366dd00c8f283beef58453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be920aac1703ea7487a1aafe25ff5cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2be920aac1703ea7487a1aafe25ff5cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08E_TCC0_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a2be920aac1703ea7487a1aafe25ff5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b644aec8ef02cca110e758a3bd64c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35b644aec8ef02cca110e758a3bd64c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08E_TCC0_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a482a93bbc6366dd00c8f283beef58453">PIN_PA08E_TCC0_WO0</a> &lt;&lt; 16) | MUX_PA08E_TCC0_WO0)</td></tr>
<tr class="separator:a35b644aec8ef02cca110e758a3bd64c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5a52f7eb5a2ad27042829d26194958"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad5a52f7eb5a2ad27042829d26194958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08E_TCC0_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:aad5a52f7eb5a2ad27042829d26194958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa12ac24f0f6d6b990d1ad8dfbeb467"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aa12ac24f0f6d6b990d1ad8dfbeb467"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3aa12ac24f0f6d6b990d1ad8dfbeb467">PIN_PA16F_TCC0_WO0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:a3aa12ac24f0f6d6b990d1ad8dfbeb467"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO0 on PA16 mux F. <br /></td></tr>
<tr class="separator:a3aa12ac24f0f6d6b990d1ad8dfbeb467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61f3193d398edbd5cdb8e038b1ba3aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa61f3193d398edbd5cdb8e038b1ba3aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16F_TCC0_WO0</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:aa61f3193d398edbd5cdb8e038b1ba3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bdee6fe1a70fcc25b6f3c63709fce0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47bdee6fe1a70fcc25b6f3c63709fce0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16F_TCC0_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a3aa12ac24f0f6d6b990d1ad8dfbeb467">PIN_PA16F_TCC0_WO0</a> &lt;&lt; 16) | MUX_PA16F_TCC0_WO0)</td></tr>
<tr class="separator:a47bdee6fe1a70fcc25b6f3c63709fce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc222389556cc8b4dc47c2e851be3cf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc222389556cc8b4dc47c2e851be3cf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16F_TCC0_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:abc222389556cc8b4dc47c2e851be3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a35153ff17e60e68bae3425be1fc46b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a35153ff17e60e68bae3425be1fc46b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1a35153ff17e60e68bae3425be1fc46b">PIN_PA05E_TCC0_WO1</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a1a35153ff17e60e68bae3425be1fc46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO1 on PA05 mux E. <br /></td></tr>
<tr class="separator:a1a35153ff17e60e68bae3425be1fc46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b93126fd0c1b7d146c2a3f95de2dadd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b93126fd0c1b7d146c2a3f95de2dadd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05E_TCC0_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a9b93126fd0c1b7d146c2a3f95de2dadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76037b0df55b28bc9bb9b53f87220b40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76037b0df55b28bc9bb9b53f87220b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05E_TCC0_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1a35153ff17e60e68bae3425be1fc46b">PIN_PA05E_TCC0_WO1</a> &lt;&lt; 16) | MUX_PA05E_TCC0_WO1)</td></tr>
<tr class="separator:a76037b0df55b28bc9bb9b53f87220b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcefb28fd396da307456a986d6c642c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcefb28fd396da307456a986d6c642c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05E_TCC0_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:afcefb28fd396da307456a986d6c642c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390ecc212d7e595be0fba9eb9370eaa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390ecc212d7e595be0fba9eb9370eaa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a390ecc212d7e595be0fba9eb9370eaa1">PIN_PA09E_TCC0_WO1</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a390ecc212d7e595be0fba9eb9370eaa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO1 on PA09 mux E. <br /></td></tr>
<tr class="separator:a390ecc212d7e595be0fba9eb9370eaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ff921f02047ec06d37248d4b957a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41ff921f02047ec06d37248d4b957a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09E_TCC0_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a41ff921f02047ec06d37248d4b957a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5f0faf6d533004549a5f4e51593b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52a5f0faf6d533004549a5f4e51593b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09E_TCC0_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a390ecc212d7e595be0fba9eb9370eaa1">PIN_PA09E_TCC0_WO1</a> &lt;&lt; 16) | MUX_PA09E_TCC0_WO1)</td></tr>
<tr class="separator:a52a5f0faf6d533004549a5f4e51593b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47326baaf7b58480196211d66ec85c5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47326baaf7b58480196211d66ec85c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09E_TCC0_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a47326baaf7b58480196211d66ec85c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24ab20e9f33ef105019fe5878a621e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa24ab20e9f33ef105019fe5878a621e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa24ab20e9f33ef105019fe5878a621e9">PIN_PA17F_TCC0_WO1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:aa24ab20e9f33ef105019fe5878a621e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO1 on PA17 mux F. <br /></td></tr>
<tr class="separator:aa24ab20e9f33ef105019fe5878a621e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d28f1376d327a3e8be186dba1400435"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d28f1376d327a3e8be186dba1400435"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17F_TCC0_WO1</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a2d28f1376d327a3e8be186dba1400435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd554f706e76b9fa6640a8a1255e018b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd554f706e76b9fa6640a8a1255e018b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17F_TCC0_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa24ab20e9f33ef105019fe5878a621e9">PIN_PA17F_TCC0_WO1</a> &lt;&lt; 16) | MUX_PA17F_TCC0_WO1)</td></tr>
<tr class="separator:acd554f706e76b9fa6640a8a1255e018b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce3c367fb72d0f34f016d40c38267c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce3c367fb72d0f34f016d40c38267c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17F_TCC0_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:afce3c367fb72d0f34f016d40c38267c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828e7dcaf232b4411254cd2744cf137c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a828e7dcaf232b4411254cd2744cf137c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a828e7dcaf232b4411254cd2744cf137c">PIN_PA10F_TCC0_WO2</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a828e7dcaf232b4411254cd2744cf137c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO2 on PA10 mux F. <br /></td></tr>
<tr class="separator:a828e7dcaf232b4411254cd2744cf137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39321e99a75efb82b64879c95a483e10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39321e99a75efb82b64879c95a483e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10F_TCC0_WO2</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a39321e99a75efb82b64879c95a483e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd0e070217c1f0b280835d897a98781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bd0e070217c1f0b280835d897a98781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10F_TCC0_WO2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a828e7dcaf232b4411254cd2744cf137c">PIN_PA10F_TCC0_WO2</a> &lt;&lt; 16) | MUX_PA10F_TCC0_WO2)</td></tr>
<tr class="separator:a3bd0e070217c1f0b280835d897a98781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66699212fc66b62d31f6673d079aed1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab66699212fc66b62d31f6673d079aed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10F_TCC0_WO2</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:ab66699212fc66b62d31f6673d079aed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b184e0b51b047f00efca0900a909ae0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b184e0b51b047f00efca0900a909ae0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1b184e0b51b047f00efca0900a909ae0">PIN_PA18F_TCC0_WO2</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:a1b184e0b51b047f00efca0900a909ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO2 on PA18 mux F. <br /></td></tr>
<tr class="separator:a1b184e0b51b047f00efca0900a909ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaff6c86cd89728a9ea87b4891c5b973"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaff6c86cd89728a9ea87b4891c5b973"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18F_TCC0_WO2</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:acaff6c86cd89728a9ea87b4891c5b973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5a49829ead204ab2bd96574386c29d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a5a49829ead204ab2bd96574386c29d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18F_TCC0_WO2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1b184e0b51b047f00efca0900a909ae0">PIN_PA18F_TCC0_WO2</a> &lt;&lt; 16) | MUX_PA18F_TCC0_WO2)</td></tr>
<tr class="separator:a3a5a49829ead204ab2bd96574386c29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7195eb3fcf881162efc3efbf00069ed5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7195eb3fcf881162efc3efbf00069ed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18F_TCC0_WO2</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:a7195eb3fcf881162efc3efbf00069ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73713eaacd87c4cef91a080dbd9fce06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73713eaacd87c4cef91a080dbd9fce06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a73713eaacd87c4cef91a080dbd9fce06">PIN_PA11F_TCC0_WO3</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a73713eaacd87c4cef91a080dbd9fce06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO3 on PA11 mux F. <br /></td></tr>
<tr class="separator:a73713eaacd87c4cef91a080dbd9fce06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f9d0a0fa80dc6a1fdddb0df18c9aba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99f9d0a0fa80dc6a1fdddb0df18c9aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11F_TCC0_WO3</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a99f9d0a0fa80dc6a1fdddb0df18c9aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefebf491a2db13d566fb27eccd2c371"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaefebf491a2db13d566fb27eccd2c371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11F_TCC0_WO3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a73713eaacd87c4cef91a080dbd9fce06">PIN_PA11F_TCC0_WO3</a> &lt;&lt; 16) | MUX_PA11F_TCC0_WO3)</td></tr>
<tr class="separator:aaefebf491a2db13d566fb27eccd2c371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84f106f9d6274765a3cb3a3f2b325af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af84f106f9d6274765a3cb3a3f2b325af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11F_TCC0_WO3</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:af84f106f9d6274765a3cb3a3f2b325af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d11ec0922ee92f720f7a8ae91f1576"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46d11ec0922ee92f720f7a8ae91f1576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a46d11ec0922ee92f720f7a8ae91f1576">PIN_PA19F_TCC0_WO3</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:a46d11ec0922ee92f720f7a8ae91f1576"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO3 on PA19 mux F. <br /></td></tr>
<tr class="separator:a46d11ec0922ee92f720f7a8ae91f1576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627e35ec9bc125a2519ae19c61b691e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a627e35ec9bc125a2519ae19c61b691e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19F_TCC0_WO3</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a627e35ec9bc125a2519ae19c61b691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16c7cd8b303e3d7b0093585d40c30cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac16c7cd8b303e3d7b0093585d40c30cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19F_TCC0_WO3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a46d11ec0922ee92f720f7a8ae91f1576">PIN_PA19F_TCC0_WO3</a> &lt;&lt; 16) | MUX_PA19F_TCC0_WO3)</td></tr>
<tr class="separator:ac16c7cd8b303e3d7b0093585d40c30cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af039621ec5ca85735804ec063b073037"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af039621ec5ca85735804ec063b073037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19F_TCC0_WO3</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:af039621ec5ca85735804ec063b073037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3756fdc897054776620f2e27c824c816"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3756fdc897054776620f2e27c824c816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3756fdc897054776620f2e27c824c816">PIN_PA22F_TCC0_WO4</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:a3756fdc897054776620f2e27c824c816"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO4 on PA22 mux F. <br /></td></tr>
<tr class="separator:a3756fdc897054776620f2e27c824c816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03889dab17e63c4058bdd7469cb727c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03889dab17e63c4058bdd7469cb727c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22F_TCC0_WO4</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a03889dab17e63c4058bdd7469cb727c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cecb3b20f48ac0bf196fa87b3710cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4cecb3b20f48ac0bf196fa87b3710cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22F_TCC0_WO4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a3756fdc897054776620f2e27c824c816">PIN_PA22F_TCC0_WO4</a> &lt;&lt; 16) | MUX_PA22F_TCC0_WO4)</td></tr>
<tr class="separator:af4cecb3b20f48ac0bf196fa87b3710cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e606fc82264be7bcbf41f2aa9e8683"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3e606fc82264be7bcbf41f2aa9e8683"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22F_TCC0_WO4</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:af3e606fc82264be7bcbf41f2aa9e8683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ea3d656287f07a195c0bc9f715da8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64ea3d656287f07a195c0bc9f715da8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a64ea3d656287f07a195c0bc9f715da8b">PIN_PA14F_TCC0_WO4</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:a64ea3d656287f07a195c0bc9f715da8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO4 on PA14 mux F. <br /></td></tr>
<tr class="separator:a64ea3d656287f07a195c0bc9f715da8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efd38b9cc3ff0a76c9a1d41346907ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5efd38b9cc3ff0a76c9a1d41346907ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14F_TCC0_WO4</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a5efd38b9cc3ff0a76c9a1d41346907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c006e29ec7de1ff1dca560fa7d5c17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3c006e29ec7de1ff1dca560fa7d5c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14F_TCC0_WO4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a64ea3d656287f07a195c0bc9f715da8b">PIN_PA14F_TCC0_WO4</a> &lt;&lt; 16) | MUX_PA14F_TCC0_WO4)</td></tr>
<tr class="separator:ae3c006e29ec7de1ff1dca560fa7d5c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de8f7092be6ad768d4c443a8ce819f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5de8f7092be6ad768d4c443a8ce819f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14F_TCC0_WO4</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:a5de8f7092be6ad768d4c443a8ce819f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e9c56f978ce1e07213733642b91955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48e9c56f978ce1e07213733642b91955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a48e9c56f978ce1e07213733642b91955">PIN_PA15F_TCC0_WO5</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:a48e9c56f978ce1e07213733642b91955"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO5 on PA15 mux F. <br /></td></tr>
<tr class="separator:a48e9c56f978ce1e07213733642b91955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc2ee840a33851d17fbd0d0264a65ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc2ee840a33851d17fbd0d0264a65ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15F_TCC0_WO5</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a3cc2ee840a33851d17fbd0d0264a65ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88060e99b5ce6682f44b2ab6f06a6715"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88060e99b5ce6682f44b2ab6f06a6715"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15F_TCC0_WO5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a48e9c56f978ce1e07213733642b91955">PIN_PA15F_TCC0_WO5</a> &lt;&lt; 16) | MUX_PA15F_TCC0_WO5)</td></tr>
<tr class="separator:a88060e99b5ce6682f44b2ab6f06a6715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf893cfb52781d8879c50de8358745ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf893cfb52781d8879c50de8358745ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15F_TCC0_WO5</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:aaf893cfb52781d8879c50de8358745ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e87152d5c56151342e40209379d72f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76e87152d5c56151342e40209379d72f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a76e87152d5c56151342e40209379d72f">PIN_PA23F_TCC0_WO5</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:a76e87152d5c56151342e40209379d72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO5 on PA23 mux F. <br /></td></tr>
<tr class="separator:a76e87152d5c56151342e40209379d72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2162ed8263fbd63fed574a4ae1e59b88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2162ed8263fbd63fed574a4ae1e59b88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23F_TCC0_WO5</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a2162ed8263fbd63fed574a4ae1e59b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02abe5e4b5774180e2a014de7d0ad957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02abe5e4b5774180e2a014de7d0ad957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23F_TCC0_WO5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a76e87152d5c56151342e40209379d72f">PIN_PA23F_TCC0_WO5</a> &lt;&lt; 16) | MUX_PA23F_TCC0_WO5)</td></tr>
<tr class="separator:a02abe5e4b5774180e2a014de7d0ad957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9d7ef98223f5828205524838fcaa16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae9d7ef98223f5828205524838fcaa16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23F_TCC0_WO5</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:aae9d7ef98223f5828205524838fcaa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e906be89d6721905a4a89c8523c241"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5e906be89d6721905a4a89c8523c241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af5e906be89d6721905a4a89c8523c241">PIN_PA16F_TCC0_WO6</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:af5e906be89d6721905a4a89c8523c241"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO6 on PA16 mux F. <br /></td></tr>
<tr class="separator:af5e906be89d6721905a4a89c8523c241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88befc7d1d9c0617b60b889aea552ebe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88befc7d1d9c0617b60b889aea552ebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16F_TCC0_WO6</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a88befc7d1d9c0617b60b889aea552ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767503826e10c42f896ecebb39d335b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a767503826e10c42f896ecebb39d335b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16F_TCC0_WO6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af5e906be89d6721905a4a89c8523c241">PIN_PA16F_TCC0_WO6</a> &lt;&lt; 16) | MUX_PA16F_TCC0_WO6)</td></tr>
<tr class="separator:a767503826e10c42f896ecebb39d335b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa138ddc58f473a95097f4124d2a7ed42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa138ddc58f473a95097f4124d2a7ed42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16F_TCC0_WO6</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:aa138ddc58f473a95097f4124d2a7ed42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef51ede2904b841be2863841e0a4d2b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef51ede2904b841be2863841e0a4d2b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aef51ede2904b841be2863841e0a4d2b2">PIN_PA17F_TCC0_WO7</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:aef51ede2904b841be2863841e0a4d2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC0 signal: WO7 on PA17 mux F. <br /></td></tr>
<tr class="separator:aef51ede2904b841be2863841e0a4d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4bb952c95bfd3b8ddc263987d214bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c4bb952c95bfd3b8ddc263987d214bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17F_TCC0_WO7</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a0c4bb952c95bfd3b8ddc263987d214bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a03b936302c4b65443c99cb7dd89f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66a03b936302c4b65443c99cb7dd89f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17F_TCC0_WO7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aef51ede2904b841be2863841e0a4d2b2">PIN_PA17F_TCC0_WO7</a> &lt;&lt; 16) | MUX_PA17F_TCC0_WO7)</td></tr>
<tr class="separator:a66a03b936302c4b65443c99cb7dd89f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddb382aef449bc3ff8b7c0071217f7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ddb382aef449bc3ff8b7c0071217f7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17F_TCC0_WO7</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:a6ddb382aef449bc3ff8b7c0071217f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326d4f1dab63cc49befd9b1d17d0d406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a326d4f1dab63cc49befd9b1d17d0d406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a326d4f1dab63cc49befd9b1d17d0d406">PIN_PA06E_TCC1_WO0</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a326d4f1dab63cc49befd9b1d17d0d406"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO0 on PA06 mux E. <br /></td></tr>
<tr class="separator:a326d4f1dab63cc49befd9b1d17d0d406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f15f69d191312bad63256c7d8fdc34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5f15f69d191312bad63256c7d8fdc34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06E_TCC1_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:ae5f15f69d191312bad63256c7d8fdc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d3a5abbf17b9d09f344bc45dba993d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02d3a5abbf17b9d09f344bc45dba993d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06E_TCC1_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a326d4f1dab63cc49befd9b1d17d0d406">PIN_PA06E_TCC1_WO0</a> &lt;&lt; 16) | MUX_PA06E_TCC1_WO0)</td></tr>
<tr class="separator:a02d3a5abbf17b9d09f344bc45dba993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7bb11abb8720eb6f1cc6fc6c60e2e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e7bb11abb8720eb6f1cc6fc6c60e2e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06E_TCC1_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:a4e7bb11abb8720eb6f1cc6fc6c60e2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad924933dc82ee0df881603805d3aa49e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad924933dc82ee0df881603805d3aa49e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad924933dc82ee0df881603805d3aa49e">PIN_PA10E_TCC1_WO0</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:ad924933dc82ee0df881603805d3aa49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO0 on PA10 mux E. <br /></td></tr>
<tr class="separator:ad924933dc82ee0df881603805d3aa49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76c94ee0f857b529fb3246cbc8ba660"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac76c94ee0f857b529fb3246cbc8ba660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10E_TCC1_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:ac76c94ee0f857b529fb3246cbc8ba660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf29b5e30186fcb559306874803957a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bf29b5e30186fcb559306874803957a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10E_TCC1_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad924933dc82ee0df881603805d3aa49e">PIN_PA10E_TCC1_WO0</a> &lt;&lt; 16) | MUX_PA10E_TCC1_WO0)</td></tr>
<tr class="separator:a4bf29b5e30186fcb559306874803957a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c8f839c36c8f1e9e78ff869db79a35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65c8f839c36c8f1e9e78ff869db79a35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10E_TCC1_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a65c8f839c36c8f1e9e78ff869db79a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f031e91a24cc6d750507f59defc168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57f031e91a24cc6d750507f59defc168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a57f031e91a24cc6d750507f59defc168">PIN_PA30E_TCC1_WO0</a>&#160;&#160;&#160;30L</td></tr>
<tr class="memdesc:a57f031e91a24cc6d750507f59defc168"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO0 on PA30 mux E. <br /></td></tr>
<tr class="separator:a57f031e91a24cc6d750507f59defc168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0066bb3d39996909fb615eb688fd619d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0066bb3d39996909fb615eb688fd619d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA30E_TCC1_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a0066bb3d39996909fb615eb688fd619d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b12f43df17bea822569183b23d1fbdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b12f43df17bea822569183b23d1fbdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA30E_TCC1_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a57f031e91a24cc6d750507f59defc168">PIN_PA30E_TCC1_WO0</a> &lt;&lt; 16) | MUX_PA30E_TCC1_WO0)</td></tr>
<tr class="separator:a9b12f43df17bea822569183b23d1fbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab071596c249f864af526d52781fc57c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab071596c249f864af526d52781fc57c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA30E_TCC1_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="separator:ab071596c249f864af526d52781fc57c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08227487df7177a85ee51a4ae38d956"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac08227487df7177a85ee51a4ae38d956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac08227487df7177a85ee51a4ae38d956">PIN_PA07E_TCC1_WO1</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:ac08227487df7177a85ee51a4ae38d956"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO1 on PA07 mux E. <br /></td></tr>
<tr class="separator:ac08227487df7177a85ee51a4ae38d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1123543535647c4087c3452da915e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f1123543535647c4087c3452da915e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07E_TCC1_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a9f1123543535647c4087c3452da915e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc031873217f22f5f3ed4e4f5e68577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dc031873217f22f5f3ed4e4f5e68577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07E_TCC1_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac08227487df7177a85ee51a4ae38d956">PIN_PA07E_TCC1_WO1</a> &lt;&lt; 16) | MUX_PA07E_TCC1_WO1)</td></tr>
<tr class="separator:a4dc031873217f22f5f3ed4e4f5e68577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0e56605dc8ca4217b7292a9f07a04e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a0e56605dc8ca4217b7292a9f07a04e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07E_TCC1_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a4a0e56605dc8ca4217b7292a9f07a04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c0652dec8ccd6b7b477915f9a29357"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50c0652dec8ccd6b7b477915f9a29357"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a50c0652dec8ccd6b7b477915f9a29357">PIN_PA11E_TCC1_WO1</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a50c0652dec8ccd6b7b477915f9a29357"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO1 on PA11 mux E. <br /></td></tr>
<tr class="separator:a50c0652dec8ccd6b7b477915f9a29357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffcf6ac27465cdc65580025e48bf23b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acffcf6ac27465cdc65580025e48bf23b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11E_TCC1_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:acffcf6ac27465cdc65580025e48bf23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f604d13ceae97541c9656b1d2b4fc7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f604d13ceae97541c9656b1d2b4fc7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11E_TCC1_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a50c0652dec8ccd6b7b477915f9a29357">PIN_PA11E_TCC1_WO1</a> &lt;&lt; 16) | MUX_PA11E_TCC1_WO1)</td></tr>
<tr class="separator:a4f604d13ceae97541c9656b1d2b4fc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab733f1c84b9f257c731d3ef662e9c27e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab733f1c84b9f257c731d3ef662e9c27e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11E_TCC1_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:ab733f1c84b9f257c731d3ef662e9c27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337f78008129b91183e6a11f4abe6ee6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a337f78008129b91183e6a11f4abe6ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a337f78008129b91183e6a11f4abe6ee6">PIN_PA31E_TCC1_WO1</a>&#160;&#160;&#160;31L</td></tr>
<tr class="memdesc:a337f78008129b91183e6a11f4abe6ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO1 on PA31 mux E. <br /></td></tr>
<tr class="separator:a337f78008129b91183e6a11f4abe6ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8feb0f39a14df5377d9ccf97cf40523"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8feb0f39a14df5377d9ccf97cf40523"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA31E_TCC1_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:ae8feb0f39a14df5377d9ccf97cf40523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca0fd571d79755f643a5402a0e79861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ca0fd571d79755f643a5402a0e79861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA31E_TCC1_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a337f78008129b91183e6a11f4abe6ee6">PIN_PA31E_TCC1_WO1</a> &lt;&lt; 16) | MUX_PA31E_TCC1_WO1)</td></tr>
<tr class="separator:a5ca0fd571d79755f643a5402a0e79861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4e08a922cfb1e385bc7e0a9e26b936"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb4e08a922cfb1e385bc7e0a9e26b936"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA31E_TCC1_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 31)</td></tr>
<tr class="separator:acb4e08a922cfb1e385bc7e0a9e26b936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4fe02400fc18fd03b108efc9f3f514"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a4fe02400fc18fd03b108efc9f3f514"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a0a4fe02400fc18fd03b108efc9f3f514">PIN_PA08F_TCC1_WO2</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a0a4fe02400fc18fd03b108efc9f3f514"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO2 on PA08 mux F. <br /></td></tr>
<tr class="separator:a0a4fe02400fc18fd03b108efc9f3f514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89f6ac5e103a991c56cf9881b2cfc0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad89f6ac5e103a991c56cf9881b2cfc0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08F_TCC1_WO2</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:ad89f6ac5e103a991c56cf9881b2cfc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6758f2d1e37e1f02fd750b1210f1b0e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6758f2d1e37e1f02fd750b1210f1b0e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08F_TCC1_WO2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a0a4fe02400fc18fd03b108efc9f3f514">PIN_PA08F_TCC1_WO2</a> &lt;&lt; 16) | MUX_PA08F_TCC1_WO2)</td></tr>
<tr class="separator:a6758f2d1e37e1f02fd750b1210f1b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898af263b472a990519d392dc25265a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a898af263b472a990519d392dc25265a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08F_TCC1_WO2</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:a898af263b472a990519d392dc25265a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81596310f66f3effe12740279e37ed26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81596310f66f3effe12740279e37ed26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a81596310f66f3effe12740279e37ed26">PIN_PA24F_TCC1_WO2</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:a81596310f66f3effe12740279e37ed26"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO2 on PA24 mux F. <br /></td></tr>
<tr class="separator:a81596310f66f3effe12740279e37ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db39ab7cf4b3b7879302b157448c314"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4db39ab7cf4b3b7879302b157448c314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24F_TCC1_WO2</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a4db39ab7cf4b3b7879302b157448c314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168d32127bf207eac3a0a91eee03f863"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a168d32127bf207eac3a0a91eee03f863"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24F_TCC1_WO2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a81596310f66f3effe12740279e37ed26">PIN_PA24F_TCC1_WO2</a> &lt;&lt; 16) | MUX_PA24F_TCC1_WO2)</td></tr>
<tr class="separator:a168d32127bf207eac3a0a91eee03f863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af87ccae1b68e51e3e6761e7f22d03e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9af87ccae1b68e51e3e6761e7f22d03e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24F_TCC1_WO2</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:a9af87ccae1b68e51e3e6761e7f22d03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62c1dcbd5451bb98f7eeab3038bf7e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac62c1dcbd5451bb98f7eeab3038bf7e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac62c1dcbd5451bb98f7eeab3038bf7e7">PIN_PA09F_TCC1_WO3</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:ac62c1dcbd5451bb98f7eeab3038bf7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO3 on PA09 mux F. <br /></td></tr>
<tr class="separator:ac62c1dcbd5451bb98f7eeab3038bf7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8fb0aae00ba9283f39dfe2cb603640"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb8fb0aae00ba9283f39dfe2cb603640"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09F_TCC1_WO3</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:afb8fb0aae00ba9283f39dfe2cb603640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733e39a6b1bbb4a86da43538e6d8d8b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a733e39a6b1bbb4a86da43538e6d8d8b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09F_TCC1_WO3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac62c1dcbd5451bb98f7eeab3038bf7e7">PIN_PA09F_TCC1_WO3</a> &lt;&lt; 16) | MUX_PA09F_TCC1_WO3)</td></tr>
<tr class="separator:a733e39a6b1bbb4a86da43538e6d8d8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f522d5122727bc9a203df92441507a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70f522d5122727bc9a203df92441507a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09F_TCC1_WO3</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a70f522d5122727bc9a203df92441507a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66e28e262ec692ab52158ef2b267db9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa66e28e262ec692ab52158ef2b267db9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa66e28e262ec692ab52158ef2b267db9">PIN_PA25F_TCC1_WO3</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:aa66e28e262ec692ab52158ef2b267db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC1 signal: WO3 on PA25 mux F. <br /></td></tr>
<tr class="separator:aa66e28e262ec692ab52158ef2b267db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a049db97feb6e6ffc7ec8a069b4295"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42a049db97feb6e6ffc7ec8a069b4295"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25F_TCC1_WO3</b>&#160;&#160;&#160;5L</td></tr>
<tr class="separator:a42a049db97feb6e6ffc7ec8a069b4295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0454851544880f98916e0211e6bccee2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0454851544880f98916e0211e6bccee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25F_TCC1_WO3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa66e28e262ec692ab52158ef2b267db9">PIN_PA25F_TCC1_WO3</a> &lt;&lt; 16) | MUX_PA25F_TCC1_WO3)</td></tr>
<tr class="separator:a0454851544880f98916e0211e6bccee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7608e8662cdfc6722aae63fd12b3c1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7608e8662cdfc6722aae63fd12b3c1c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25F_TCC1_WO3</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:a7608e8662cdfc6722aae63fd12b3c1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6f5e4cf01de3d18f267c94c69d2003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e6f5e4cf01de3d18f267c94c69d2003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6e6f5e4cf01de3d18f267c94c69d2003">PIN_PA16E_TCC2_WO0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:a6e6f5e4cf01de3d18f267c94c69d2003"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC2 signal: WO0 on PA16 mux E. <br /></td></tr>
<tr class="separator:a6e6f5e4cf01de3d18f267c94c69d2003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd490897d1e8e6494c9930193306f4b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd490897d1e8e6494c9930193306f4b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16E_TCC2_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:acd490897d1e8e6494c9930193306f4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfa6a4a80828985d1d284b96b6d5f16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cfa6a4a80828985d1d284b96b6d5f16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16E_TCC2_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6e6f5e4cf01de3d18f267c94c69d2003">PIN_PA16E_TCC2_WO0</a> &lt;&lt; 16) | MUX_PA16E_TCC2_WO0)</td></tr>
<tr class="separator:a7cfa6a4a80828985d1d284b96b6d5f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25321edd59b4f166182c8333b5ce2224"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25321edd59b4f166182c8333b5ce2224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16E_TCC2_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:a25321edd59b4f166182c8333b5ce2224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb07ab1cc54ca73793781cf1bed09e5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb07ab1cc54ca73793781cf1bed09e5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#afb07ab1cc54ca73793781cf1bed09e5c">PIN_PA00E_TCC2_WO0</a>&#160;&#160;&#160;0L</td></tr>
<tr class="memdesc:afb07ab1cc54ca73793781cf1bed09e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC2 signal: WO0 on PA00 mux E. <br /></td></tr>
<tr class="separator:afb07ab1cc54ca73793781cf1bed09e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1443b55bed8cfa06338e5ab41cb58dcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1443b55bed8cfa06338e5ab41cb58dcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA00E_TCC2_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a1443b55bed8cfa06338e5ab41cb58dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4e2bcddb3efb41d43e921946d9552b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e4e2bcddb3efb41d43e921946d9552b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA00E_TCC2_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#afb07ab1cc54ca73793781cf1bed09e5c">PIN_PA00E_TCC2_WO0</a> &lt;&lt; 16) | MUX_PA00E_TCC2_WO0)</td></tr>
<tr class="separator:a5e4e2bcddb3efb41d43e921946d9552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de5dcfd88dd657c95465db9fefa21d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8de5dcfd88dd657c95465db9fefa21d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA00E_TCC2_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt;  0)</td></tr>
<tr class="separator:a8de5dcfd88dd657c95465db9fefa21d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1be256b4c2148d0e708c8b70da6d31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e1be256b4c2148d0e708c8b70da6d31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a4e1be256b4c2148d0e708c8b70da6d31">PIN_PA17E_TCC2_WO1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:a4e1be256b4c2148d0e708c8b70da6d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC2 signal: WO1 on PA17 mux E. <br /></td></tr>
<tr class="separator:a4e1be256b4c2148d0e708c8b70da6d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b59417b7ad09eb871f73cbed8d9748"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12b59417b7ad09eb871f73cbed8d9748"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17E_TCC2_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a12b59417b7ad09eb871f73cbed8d9748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73956cdc56f626b7c47bd94cde47b14b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73956cdc56f626b7c47bd94cde47b14b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17E_TCC2_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a4e1be256b4c2148d0e708c8b70da6d31">PIN_PA17E_TCC2_WO1</a> &lt;&lt; 16) | MUX_PA17E_TCC2_WO1)</td></tr>
<tr class="separator:a73956cdc56f626b7c47bd94cde47b14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b1371854a4ab56c09406ff69d9d845"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1b1371854a4ab56c09406ff69d9d845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17E_TCC2_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:af1b1371854a4ab56c09406ff69d9d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9e154aca0dde42ed99aeee4d1bccd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e9e154aca0dde42ed99aeee4d1bccd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7e9e154aca0dde42ed99aeee4d1bccd7">PIN_PA01E_TCC2_WO1</a>&#160;&#160;&#160;1L</td></tr>
<tr class="memdesc:a7e9e154aca0dde42ed99aeee4d1bccd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCC2 signal: WO1 on PA01 mux E. <br /></td></tr>
<tr class="separator:a7e9e154aca0dde42ed99aeee4d1bccd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1b41c546a42c1efb1a05ea48fd2627"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f1b41c546a42c1efb1a05ea48fd2627"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA01E_TCC2_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a5f1b41c546a42c1efb1a05ea48fd2627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dcbd2ed6c03a4811cd8cb11ce7566a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93dcbd2ed6c03a4811cd8cb11ce7566a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA01E_TCC2_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a7e9e154aca0dde42ed99aeee4d1bccd7">PIN_PA01E_TCC2_WO1</a> &lt;&lt; 16) | MUX_PA01E_TCC2_WO1)</td></tr>
<tr class="separator:a93dcbd2ed6c03a4811cd8cb11ce7566a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd16e6be6dc15b18aa7e0f22b68144f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dd16e6be6dc15b18aa7e0f22b68144f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA01E_TCC2_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt;  1)</td></tr>
<tr class="separator:a9dd16e6be6dc15b18aa7e0f22b68144f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9acb288acab50d6f7a142d60568feba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9acb288acab50d6f7a142d60568feba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ae9acb288acab50d6f7a142d60568feba">PIN_PA22E_TC0_WO0</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:ae9acb288acab50d6f7a142d60568feba"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 signal: WO0 on PA22 mux E. <br /></td></tr>
<tr class="separator:ae9acb288acab50d6f7a142d60568feba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1321b7cb2429cc881ba868129e782920"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1321b7cb2429cc881ba868129e782920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22E_TC0_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a1321b7cb2429cc881ba868129e782920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefff34119dc69796d90ff81c19bb82c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefff34119dc69796d90ff81c19bb82c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22E_TC0_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ae9acb288acab50d6f7a142d60568feba">PIN_PA22E_TC0_WO0</a> &lt;&lt; 16) | MUX_PA22E_TC0_WO0)</td></tr>
<tr class="separator:aefff34119dc69796d90ff81c19bb82c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b005bed0fb0188175caa9e0952317a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b005bed0fb0188175caa9e0952317a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22E_TC0_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:a2b005bed0fb0188175caa9e0952317a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bb329bde5239d214bcbe65453f30b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76bb329bde5239d214bcbe65453f30b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a76bb329bde5239d214bcbe65453f30b8">PIN_PA23E_TC0_WO1</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:a76bb329bde5239d214bcbe65453f30b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 signal: WO1 on PA23 mux E. <br /></td></tr>
<tr class="separator:a76bb329bde5239d214bcbe65453f30b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218ec29b5d93fc7db894772c9b0713a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a218ec29b5d93fc7db894772c9b0713a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23E_TC0_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a218ec29b5d93fc7db894772c9b0713a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb6374d75ab56c0754e6f60533f7a26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fb6374d75ab56c0754e6f60533f7a26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23E_TC0_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a76bb329bde5239d214bcbe65453f30b8">PIN_PA23E_TC0_WO1</a> &lt;&lt; 16) | MUX_PA23E_TC0_WO1)</td></tr>
<tr class="separator:a4fb6374d75ab56c0754e6f60533f7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9fa1af4ffb8bf73149ed7f65ae33d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d9fa1af4ffb8bf73149ed7f65ae33d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23E_TC0_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:a8d9fa1af4ffb8bf73149ed7f65ae33d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac19c0b47ec2fee527609c29976a9dbf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac19c0b47ec2fee527609c29976a9dbf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ac19c0b47ec2fee527609c29976a9dbf4">PIN_PA24E_TC1_WO0</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:ac19c0b47ec2fee527609c29976a9dbf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC1 signal: WO0 on PA24 mux E. <br /></td></tr>
<tr class="separator:ac19c0b47ec2fee527609c29976a9dbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10a26237521d3d04b98c59b5294cc3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac10a26237521d3d04b98c59b5294cc3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24E_TC1_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:ac10a26237521d3d04b98c59b5294cc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0eac7c1fc7c61f3602aee8e4b8828d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac0eac7c1fc7c61f3602aee8e4b8828d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24E_TC1_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ac19c0b47ec2fee527609c29976a9dbf4">PIN_PA24E_TC1_WO0</a> &lt;&lt; 16) | MUX_PA24E_TC1_WO0)</td></tr>
<tr class="separator:aac0eac7c1fc7c61f3602aee8e4b8828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae20ea91db8f657d278a083820577ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae20ea91db8f657d278a083820577ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24E_TC1_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:aae20ea91db8f657d278a083820577ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba67c288903980fc0c12926081f94a99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba67c288903980fc0c12926081f94a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aba67c288903980fc0c12926081f94a99">PIN_PA25E_TC1_WO1</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:aba67c288903980fc0c12926081f94a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC1 signal: WO1 on PA25 mux E. <br /></td></tr>
<tr class="separator:aba67c288903980fc0c12926081f94a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7f9cea049f9eccf58c89efdac0ccf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee7f9cea049f9eccf58c89efdac0ccf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25E_TC1_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:aee7f9cea049f9eccf58c89efdac0ccf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab294989e9a668874cc1ea4cbfc947b60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab294989e9a668874cc1ea4cbfc947b60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25E_TC1_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aba67c288903980fc0c12926081f94a99">PIN_PA25E_TC1_WO1</a> &lt;&lt; 16) | MUX_PA25E_TC1_WO1)</td></tr>
<tr class="separator:ab294989e9a668874cc1ea4cbfc947b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6279e1d9509a8577a97a1329add9fd80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6279e1d9509a8577a97a1329add9fd80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25E_TC1_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:a6279e1d9509a8577a97a1329add9fd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5911f08cdb90b1f7879415264025446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5911f08cdb90b1f7879415264025446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab5911f08cdb90b1f7879415264025446">PIN_PA02B_DAC_VOUT0</a>&#160;&#160;&#160;2L</td></tr>
<tr class="memdesc:ab5911f08cdb90b1f7879415264025446"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC signal: VOUT0 on PA02 mux B. <br /></td></tr>
<tr class="separator:ab5911f08cdb90b1f7879415264025446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ec5090d324b4145d4040a85bf90adc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46ec5090d324b4145d4040a85bf90adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA02B_DAC_VOUT0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a46ec5090d324b4145d4040a85bf90adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb356ee40525f4b3140e837eb32b821"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bb356ee40525f4b3140e837eb32b821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA02B_DAC_VOUT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab5911f08cdb90b1f7879415264025446">PIN_PA02B_DAC_VOUT0</a> &lt;&lt; 16) | MUX_PA02B_DAC_VOUT0)</td></tr>
<tr class="separator:a5bb356ee40525f4b3140e837eb32b821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60093b96f40cd9d381bd19c40afcd325"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60093b96f40cd9d381bd19c40afcd325"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA02B_DAC_VOUT0</b>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="separator:a60093b96f40cd9d381bd19c40afcd325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01411a15324989201b2c5de18969e07b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01411a15324989201b2c5de18969e07b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a01411a15324989201b2c5de18969e07b">PIN_PA05B_DAC_VOUT1</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a01411a15324989201b2c5de18969e07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC signal: VOUT1 on PA05 mux B. <br /></td></tr>
<tr class="separator:a01411a15324989201b2c5de18969e07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee5b32439bb67f0484aafb7529c5722"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ee5b32439bb67f0484aafb7529c5722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05B_DAC_VOUT1</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a9ee5b32439bb67f0484aafb7529c5722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab737c25ca971e678d68794da747006d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab737c25ca971e678d68794da747006d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05B_DAC_VOUT1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a01411a15324989201b2c5de18969e07b">PIN_PA05B_DAC_VOUT1</a> &lt;&lt; 16) | MUX_PA05B_DAC_VOUT1)</td></tr>
<tr class="separator:ab737c25ca971e678d68794da747006d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2b39a2a6925ac0fae96f2eef079efa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d2b39a2a6925ac0fae96f2eef079efa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05B_DAC_VOUT1</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:a4d2b39a2a6925ac0fae96f2eef079efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34d222c23fd946aa56d42cf3ae0c5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef34d222c23fd946aa56d42cf3ae0c5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aef34d222c23fd946aa56d42cf3ae0c5c">PIN_PA03B_DAC_VREFP</a>&#160;&#160;&#160;3L</td></tr>
<tr class="memdesc:aef34d222c23fd946aa56d42cf3ae0c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC signal: VREFP on PA03 mux B. <br /></td></tr>
<tr class="separator:aef34d222c23fd946aa56d42cf3ae0c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3120aaf88d83535ab40f10f02ca42637"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3120aaf88d83535ab40f10f02ca42637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA03B_DAC_VREFP</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a3120aaf88d83535ab40f10f02ca42637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d615455193d6a19556332c27cf7937"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84d615455193d6a19556332c27cf7937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA03B_DAC_VREFP</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aef34d222c23fd946aa56d42cf3ae0c5c">PIN_PA03B_DAC_VREFP</a> &lt;&lt; 16) | MUX_PA03B_DAC_VREFP)</td></tr>
<tr class="separator:a84d615455193d6a19556332c27cf7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4346226ed1cfe556463c43bcc30345c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4346226ed1cfe556463c43bcc30345c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA03B_DAC_VREFP</b>&#160;&#160;&#160;(1ul &lt;&lt;  3)</td></tr>
<tr class="separator:ad4346226ed1cfe556463c43bcc30345c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a37fc46f233ffc9fcf232405dcb9f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47a37fc46f233ffc9fcf232405dcb9f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a47a37fc46f233ffc9fcf232405dcb9f8">PIN_PA18E_TC4_WO0</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:a47a37fc46f233ffc9fcf232405dcb9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC4 signal: WO0 on PA18 mux E. <br /></td></tr>
<tr class="separator:a47a37fc46f233ffc9fcf232405dcb9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80952c695c753cbdd492fbc2460c156e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80952c695c753cbdd492fbc2460c156e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18E_TC4_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a80952c695c753cbdd492fbc2460c156e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af065755e779575a07cb5aa6e07e442f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af065755e779575a07cb5aa6e07e442f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18E_TC4_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a47a37fc46f233ffc9fcf232405dcb9f8">PIN_PA18E_TC4_WO0</a> &lt;&lt; 16) | MUX_PA18E_TC4_WO0)</td></tr>
<tr class="separator:af065755e779575a07cb5aa6e07e442f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc61a2381d712a6d8eb3dce09ab33bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bc61a2381d712a6d8eb3dce09ab33bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18E_TC4_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:a2bc61a2381d712a6d8eb3dce09ab33bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeced9be62708b496b1cb425e2f6c0bd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeced9be62708b496b1cb425e2f6c0bd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aeced9be62708b496b1cb425e2f6c0bd7">PIN_PA14E_TC4_WO0</a>&#160;&#160;&#160;14L</td></tr>
<tr class="memdesc:aeced9be62708b496b1cb425e2f6c0bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC4 signal: WO0 on PA14 mux E. <br /></td></tr>
<tr class="separator:aeced9be62708b496b1cb425e2f6c0bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ba8afafc73e2bd413119d1f74353d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57ba8afafc73e2bd413119d1f74353d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA14E_TC4_WO0</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a57ba8afafc73e2bd413119d1f74353d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac1950f6e772a268f72f21103fd12db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ac1950f6e772a268f72f21103fd12db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA14E_TC4_WO0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aeced9be62708b496b1cb425e2f6c0bd7">PIN_PA14E_TC4_WO0</a> &lt;&lt; 16) | MUX_PA14E_TC4_WO0)</td></tr>
<tr class="separator:a3ac1950f6e772a268f72f21103fd12db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd315b6e5705c497d7641ac456842d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dd315b6e5705c497d7641ac456842d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA14E_TC4_WO0</b>&#160;&#160;&#160;(1ul &lt;&lt; 14)</td></tr>
<tr class="separator:a0dd315b6e5705c497d7641ac456842d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93a1798923e03d8bf436335a6354bf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa93a1798923e03d8bf436335a6354bf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa93a1798923e03d8bf436335a6354bf9">PIN_PA19E_TC4_WO1</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:aa93a1798923e03d8bf436335a6354bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC4 signal: WO1 on PA19 mux E. <br /></td></tr>
<tr class="separator:aa93a1798923e03d8bf436335a6354bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428a378dbed68e8016fc4343cdb54836"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a428a378dbed68e8016fc4343cdb54836"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19E_TC4_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a428a378dbed68e8016fc4343cdb54836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3a8916ad05c63451095abf92e929ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a3a8916ad05c63451095abf92e929ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19E_TC4_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa93a1798923e03d8bf436335a6354bf9">PIN_PA19E_TC4_WO1</a> &lt;&lt; 16) | MUX_PA19E_TC4_WO1)</td></tr>
<tr class="separator:a0a3a8916ad05c63451095abf92e929ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110e0ee648d6fad4e6690578ad86e53c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a110e0ee648d6fad4e6690578ad86e53c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19E_TC4_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:a110e0ee648d6fad4e6690578ad86e53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae826ee409455eab98cf29398991a64b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae826ee409455eab98cf29398991a64b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ae826ee409455eab98cf29398991a64b4">PIN_PA15E_TC4_WO1</a>&#160;&#160;&#160;15L</td></tr>
<tr class="memdesc:ae826ee409455eab98cf29398991a64b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TC4 signal: WO1 on PA15 mux E. <br /></td></tr>
<tr class="separator:ae826ee409455eab98cf29398991a64b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0060449682ba749f89f0ad69bb8cab62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0060449682ba749f89f0ad69bb8cab62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA15E_TC4_WO1</b>&#160;&#160;&#160;4L</td></tr>
<tr class="separator:a0060449682ba749f89f0ad69bb8cab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a34821f74eba6d068d3a806c0ba195e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a34821f74eba6d068d3a806c0ba195e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA15E_TC4_WO1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ae826ee409455eab98cf29398991a64b4">PIN_PA15E_TC4_WO1</a> &lt;&lt; 16) | MUX_PA15E_TC4_WO1)</td></tr>
<tr class="separator:a2a34821f74eba6d068d3a806c0ba195e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36f400fb8e73cc61458200e9a89b9cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae36f400fb8e73cc61458200e9a89b9cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA15E_TC4_WO1</b>&#160;&#160;&#160;(1ul &lt;&lt; 15)</td></tr>
<tr class="separator:ae36f400fb8e73cc61458200e9a89b9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e2b578252cab66df91b7f96be1a6e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28e2b578252cab66df91b7f96be1a6e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a28e2b578252cab66df91b7f96be1a6e9">PIN_PA02B_ADC_AIN0</a>&#160;&#160;&#160;2L</td></tr>
<tr class="memdesc:a28e2b578252cab66df91b7f96be1a6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN0 on PA02 mux B. <br /></td></tr>
<tr class="separator:a28e2b578252cab66df91b7f96be1a6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c3f042d6f297474c5ddbc041b4a6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb9c3f042d6f297474c5ddbc041b4a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA02B_ADC_AIN0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:aeb9c3f042d6f297474c5ddbc041b4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91f6d6606f1aa0b6f8aff1ed51470dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad91f6d6606f1aa0b6f8aff1ed51470dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA02B_ADC_AIN0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a28e2b578252cab66df91b7f96be1a6e9">PIN_PA02B_ADC_AIN0</a> &lt;&lt; 16) | MUX_PA02B_ADC_AIN0)</td></tr>
<tr class="separator:ad91f6d6606f1aa0b6f8aff1ed51470dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2581824707eca4f70eee9e5388745e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2581824707eca4f70eee9e5388745e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA02B_ADC_AIN0</b>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="separator:aa2581824707eca4f70eee9e5388745e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e57923c9cb67bd9c9614bcc1df27e64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e57923c9cb67bd9c9614bcc1df27e64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a2e57923c9cb67bd9c9614bcc1df27e64">PIN_PA03B_ADC_AIN1</a>&#160;&#160;&#160;3L</td></tr>
<tr class="memdesc:a2e57923c9cb67bd9c9614bcc1df27e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN1 on PA03 mux B. <br /></td></tr>
<tr class="separator:a2e57923c9cb67bd9c9614bcc1df27e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac43bf79382a905448a4200057a7b63e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac43bf79382a905448a4200057a7b63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA03B_ADC_AIN1</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:aac43bf79382a905448a4200057a7b63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33675d8f161bbb880b11380d504c7008"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33675d8f161bbb880b11380d504c7008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA03B_ADC_AIN1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a2e57923c9cb67bd9c9614bcc1df27e64">PIN_PA03B_ADC_AIN1</a> &lt;&lt; 16) | MUX_PA03B_ADC_AIN1)</td></tr>
<tr class="separator:a33675d8f161bbb880b11380d504c7008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab256e9207baff7f249cc368ecd89ab6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab256e9207baff7f249cc368ecd89ab6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA03B_ADC_AIN1</b>&#160;&#160;&#160;(1ul &lt;&lt;  3)</td></tr>
<tr class="separator:ab256e9207baff7f249cc368ecd89ab6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c9b0c3fedb78dd595e2d5649f4e849"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04c9b0c3fedb78dd595e2d5649f4e849"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a04c9b0c3fedb78dd595e2d5649f4e849">PIN_PA04B_ADC_AIN4</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a04c9b0c3fedb78dd595e2d5649f4e849"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN4 on PA04 mux B. <br /></td></tr>
<tr class="separator:a04c9b0c3fedb78dd595e2d5649f4e849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d5524a5adeee6c5e18e93e5bf1d99b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5d5524a5adeee6c5e18e93e5bf1d99b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04B_ADC_AIN4</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:af5d5524a5adeee6c5e18e93e5bf1d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36dc8d585c4d312f386db23e4b2a872"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac36dc8d585c4d312f386db23e4b2a872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04B_ADC_AIN4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a04c9b0c3fedb78dd595e2d5649f4e849">PIN_PA04B_ADC_AIN4</a> &lt;&lt; 16) | MUX_PA04B_ADC_AIN4)</td></tr>
<tr class="separator:ac36dc8d585c4d312f386db23e4b2a872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404e7f51c62e29e0b7e7646f25a75055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a404e7f51c62e29e0b7e7646f25a75055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04B_ADC_AIN4</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a404e7f51c62e29e0b7e7646f25a75055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c84db73e97628085c8f22b7ec73f71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3c84db73e97628085c8f22b7ec73f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aa3c84db73e97628085c8f22b7ec73f71">PIN_PA05B_ADC_AIN5</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:aa3c84db73e97628085c8f22b7ec73f71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN5 on PA05 mux B. <br /></td></tr>
<tr class="separator:aa3c84db73e97628085c8f22b7ec73f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1c31e6927472c7a7eaaa4fa90851f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac1c31e6927472c7a7eaaa4fa90851f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05B_ADC_AIN5</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:aac1c31e6927472c7a7eaaa4fa90851f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc0977f570da233249e47d66f8e9c96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc0977f570da233249e47d66f8e9c96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05B_ADC_AIN5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aa3c84db73e97628085c8f22b7ec73f71">PIN_PA05B_ADC_AIN5</a> &lt;&lt; 16) | MUX_PA05B_ADC_AIN5)</td></tr>
<tr class="separator:a6fc0977f570da233249e47d66f8e9c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5c11a56bc59af344fabbe4ba74fa11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f5c11a56bc59af344fabbe4ba74fa11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05B_ADC_AIN5</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:a1f5c11a56bc59af344fabbe4ba74fa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb7d8d610a09ce131181bd6b7be74cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fb7d8d610a09ce131181bd6b7be74cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a1fb7d8d610a09ce131181bd6b7be74cc">PIN_PA06B_ADC_AIN6</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a1fb7d8d610a09ce131181bd6b7be74cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN6 on PA06 mux B. <br /></td></tr>
<tr class="separator:a1fb7d8d610a09ce131181bd6b7be74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3d5e722f2d135f3933e3772e704551"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d3d5e722f2d135f3933e3772e704551"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06B_ADC_AIN6</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a4d3d5e722f2d135f3933e3772e704551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531220c278118dfa7125fba33696b874"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a531220c278118dfa7125fba33696b874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06B_ADC_AIN6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a1fb7d8d610a09ce131181bd6b7be74cc">PIN_PA06B_ADC_AIN6</a> &lt;&lt; 16) | MUX_PA06B_ADC_AIN6)</td></tr>
<tr class="separator:a531220c278118dfa7125fba33696b874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7633614d65104df523ff91b78dc2db88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7633614d65104df523ff91b78dc2db88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06B_ADC_AIN6</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:a7633614d65104df523ff91b78dc2db88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4468be5657703a223d25167154853ad8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4468be5657703a223d25167154853ad8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a4468be5657703a223d25167154853ad8">PIN_PA07B_ADC_AIN7</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:a4468be5657703a223d25167154853ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN7 on PA07 mux B. <br /></td></tr>
<tr class="separator:a4468be5657703a223d25167154853ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b80f6d71bff5dff7c202d5b85a7a45f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b80f6d71bff5dff7c202d5b85a7a45f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07B_ADC_AIN7</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a1b80f6d71bff5dff7c202d5b85a7a45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb2e5c2c7f05d80b4d2e82a538aba14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cb2e5c2c7f05d80b4d2e82a538aba14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07B_ADC_AIN7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a4468be5657703a223d25167154853ad8">PIN_PA07B_ADC_AIN7</a> &lt;&lt; 16) | MUX_PA07B_ADC_AIN7)</td></tr>
<tr class="separator:a2cb2e5c2c7f05d80b4d2e82a538aba14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e7b307d39d75b6b6e152a8b3de4579"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82e7b307d39d75b6b6e152a8b3de4579"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07B_ADC_AIN7</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a82e7b307d39d75b6b6e152a8b3de4579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad413c1b19569071519db832da22248dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad413c1b19569071519db832da22248dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ad413c1b19569071519db832da22248dd">PIN_PA08B_ADC_AIN16</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:ad413c1b19569071519db832da22248dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN16 on PA08 mux B. <br /></td></tr>
<tr class="separator:ad413c1b19569071519db832da22248dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bbc1b7ca1b7c2f2ff573bcbc4ae164"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71bbc1b7ca1b7c2f2ff573bcbc4ae164"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08B_ADC_AIN16</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a71bbc1b7ca1b7c2f2ff573bcbc4ae164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12027a5602e4d955df1bb07eb92c837e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12027a5602e4d955df1bb07eb92c837e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08B_ADC_AIN16</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ad413c1b19569071519db832da22248dd">PIN_PA08B_ADC_AIN16</a> &lt;&lt; 16) | MUX_PA08B_ADC_AIN16)</td></tr>
<tr class="separator:a12027a5602e4d955df1bb07eb92c837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f285c44a2bc9a2059d16df1b0de2f69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f285c44a2bc9a2059d16df1b0de2f69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08B_ADC_AIN16</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:a7f285c44a2bc9a2059d16df1b0de2f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf689dfb995b6ef4670e0862be94bce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bf689dfb995b6ef4670e0862be94bce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5bf689dfb995b6ef4670e0862be94bce">PIN_PA09B_ADC_AIN17</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a5bf689dfb995b6ef4670e0862be94bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN17 on PA09 mux B. <br /></td></tr>
<tr class="separator:a5bf689dfb995b6ef4670e0862be94bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac765f14a590f3eb06ca2ba324dec3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ac765f14a590f3eb06ca2ba324dec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09B_ADC_AIN17</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a4ac765f14a590f3eb06ca2ba324dec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00acd1e0c7790ef58d01d17963ae27e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af00acd1e0c7790ef58d01d17963ae27e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09B_ADC_AIN17</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5bf689dfb995b6ef4670e0862be94bce">PIN_PA09B_ADC_AIN17</a> &lt;&lt; 16) | MUX_PA09B_ADC_AIN17)</td></tr>
<tr class="separator:af00acd1e0c7790ef58d01d17963ae27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2094916da58d85232e8fa6be8b10f2a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2094916da58d85232e8fa6be8b10f2a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09B_ADC_AIN17</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:a2094916da58d85232e8fa6be8b10f2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af594515430ee7cd9c6c02e6b5dfa5822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af594515430ee7cd9c6c02e6b5dfa5822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#af594515430ee7cd9c6c02e6b5dfa5822">PIN_PA10B_ADC_AIN18</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:af594515430ee7cd9c6c02e6b5dfa5822"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN18 on PA10 mux B. <br /></td></tr>
<tr class="separator:af594515430ee7cd9c6c02e6b5dfa5822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254143856bcff25ceaf8c59f14ab0fa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a254143856bcff25ceaf8c59f14ab0fa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10B_ADC_AIN18</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a254143856bcff25ceaf8c59f14ab0fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3b1389353e64b6d4ce442555f7daa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f3b1389353e64b6d4ce442555f7daa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10B_ADC_AIN18</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#af594515430ee7cd9c6c02e6b5dfa5822">PIN_PA10B_ADC_AIN18</a> &lt;&lt; 16) | MUX_PA10B_ADC_AIN18)</td></tr>
<tr class="separator:a5f3b1389353e64b6d4ce442555f7daa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84de33d58de70592d3e4a36a1665fb7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84de33d58de70592d3e4a36a1665fb7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10B_ADC_AIN18</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a84de33d58de70592d3e4a36a1665fb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f56dda410dca398fa92679ce6b01c46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f56dda410dca398fa92679ce6b01c46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5f56dda410dca398fa92679ce6b01c46">PIN_PA11B_ADC_AIN19</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a5f56dda410dca398fa92679ce6b01c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: AIN19 on PA11 mux B. <br /></td></tr>
<tr class="separator:a5f56dda410dca398fa92679ce6b01c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9d3ee528e4d137cb344ec37f78b536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c9d3ee528e4d137cb344ec37f78b536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11B_ADC_AIN19</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a1c9d3ee528e4d137cb344ec37f78b536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5a5cba5dbc784a96555e1b733ccb22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c5a5cba5dbc784a96555e1b733ccb22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11B_ADC_AIN19</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5f56dda410dca398fa92679ce6b01c46">PIN_PA11B_ADC_AIN19</a> &lt;&lt; 16) | MUX_PA11B_ADC_AIN19)</td></tr>
<tr class="separator:a0c5a5cba5dbc784a96555e1b733ccb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b03725991501da22cd87e054e6ff8ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b03725991501da22cd87e054e6ff8ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11B_ADC_AIN19</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:a6b03725991501da22cd87e054e6ff8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31570f740fd16cadca58dec16fd6fd5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31570f740fd16cadca58dec16fd6fd5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a31570f740fd16cadca58dec16fd6fd5a">PIN_PA04B_ADC_VREFP</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a31570f740fd16cadca58dec16fd6fd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC signal: VREFP on PA04 mux B. <br /></td></tr>
<tr class="separator:a31570f740fd16cadca58dec16fd6fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b3630438d672ea56b416d5db103335"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16b3630438d672ea56b416d5db103335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04B_ADC_VREFP</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a16b3630438d672ea56b416d5db103335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7794b40fa4756a75bb8670ea2e9a60b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7794b40fa4756a75bb8670ea2e9a60b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04B_ADC_VREFP</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a31570f740fd16cadca58dec16fd6fd5a">PIN_PA04B_ADC_VREFP</a> &lt;&lt; 16) | MUX_PA04B_ADC_VREFP)</td></tr>
<tr class="separator:a7794b40fa4756a75bb8670ea2e9a60b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5c51a482b997d917349bc5dac7aa6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f5c51a482b997d917349bc5dac7aa6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04B_ADC_VREFP</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a3f5c51a482b997d917349bc5dac7aa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181e0a4f47f8e8f3b1d79d02176dd26c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a181e0a4f47f8e8f3b1d79d02176dd26c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a181e0a4f47f8e8f3b1d79d02176dd26c">PIN_PA04B_AC_AIN0</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a181e0a4f47f8e8f3b1d79d02176dd26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: AIN0 on PA04 mux B. <br /></td></tr>
<tr class="separator:a181e0a4f47f8e8f3b1d79d02176dd26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb0de73f32b0931ecbddac9a5046fcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacb0de73f32b0931ecbddac9a5046fcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04B_AC_AIN0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:aacb0de73f32b0931ecbddac9a5046fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa725b7438deac9bac2c3565fca519c87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa725b7438deac9bac2c3565fca519c87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04B_AC_AIN0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a181e0a4f47f8e8f3b1d79d02176dd26c">PIN_PA04B_AC_AIN0</a> &lt;&lt; 16) | MUX_PA04B_AC_AIN0)</td></tr>
<tr class="separator:aa725b7438deac9bac2c3565fca519c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fe78429e0d79e05166b5b7e71a635f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27fe78429e0d79e05166b5b7e71a635f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04B_AC_AIN0</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a27fe78429e0d79e05166b5b7e71a635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371630f713d57b3f41f708b1320358c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a371630f713d57b3f41f708b1320358c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a371630f713d57b3f41f708b1320358c9">PIN_PA05B_AC_AIN1</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a371630f713d57b3f41f708b1320358c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: AIN1 on PA05 mux B. <br /></td></tr>
<tr class="separator:a371630f713d57b3f41f708b1320358c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038eae3b0a1c3d25bb124d453403efcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a038eae3b0a1c3d25bb124d453403efcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05B_AC_AIN1</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a038eae3b0a1c3d25bb124d453403efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24271aacbf73ea1e48b5b726848033a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af24271aacbf73ea1e48b5b726848033a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05B_AC_AIN1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a371630f713d57b3f41f708b1320358c9">PIN_PA05B_AC_AIN1</a> &lt;&lt; 16) | MUX_PA05B_AC_AIN1)</td></tr>
<tr class="separator:af24271aacbf73ea1e48b5b726848033a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c134f0c41cadd4547c2990256db9fde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c134f0c41cadd4547c2990256db9fde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05B_AC_AIN1</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:a7c134f0c41cadd4547c2990256db9fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323ca7764bd09f550c2564a3913d50e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a323ca7764bd09f550c2564a3913d50e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a323ca7764bd09f550c2564a3913d50e0">PIN_PA06B_AC_AIN2</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a323ca7764bd09f550c2564a3913d50e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: AIN2 on PA06 mux B. <br /></td></tr>
<tr class="separator:a323ca7764bd09f550c2564a3913d50e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf568e41d6152bbf5019c8835cbf619"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cf568e41d6152bbf5019c8835cbf619"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06B_AC_AIN2</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a1cf568e41d6152bbf5019c8835cbf619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0b0e8aeb68be534152714bbdfab8a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff0b0e8aeb68be534152714bbdfab8a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06B_AC_AIN2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a323ca7764bd09f550c2564a3913d50e0">PIN_PA06B_AC_AIN2</a> &lt;&lt; 16) | MUX_PA06B_AC_AIN2)</td></tr>
<tr class="separator:aff0b0e8aeb68be534152714bbdfab8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb4b99439ea4360165c9ab33227beef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbb4b99439ea4360165c9ab33227beef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06B_AC_AIN2</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:acbb4b99439ea4360165c9ab33227beef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4b0dec1c1c7442f3027aad45560115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac4b0dec1c1c7442f3027aad45560115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#aac4b0dec1c1c7442f3027aad45560115">PIN_PA07B_AC_AIN3</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:aac4b0dec1c1c7442f3027aad45560115"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: AIN3 on PA07 mux B. <br /></td></tr>
<tr class="separator:aac4b0dec1c1c7442f3027aad45560115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b866f26f4d2e1ecd59a5f22d3550432"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b866f26f4d2e1ecd59a5f22d3550432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07B_AC_AIN3</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a8b866f26f4d2e1ecd59a5f22d3550432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5328cf176b814be652c38c2e417d4aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5328cf176b814be652c38c2e417d4aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07B_AC_AIN3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#aac4b0dec1c1c7442f3027aad45560115">PIN_PA07B_AC_AIN3</a> &lt;&lt; 16) | MUX_PA07B_AC_AIN3)</td></tr>
<tr class="separator:ac5328cf176b814be652c38c2e417d4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac746f7cfbf05e02adf0ba384071b078d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac746f7cfbf05e02adf0ba384071b078d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07B_AC_AIN3</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:ac746f7cfbf05e02adf0ba384071b078d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd9f1f1b6d3602ed5743e3983da0ba5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd9f1f1b6d3602ed5743e3983da0ba5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a5bd9f1f1b6d3602ed5743e3983da0ba5">PIN_PA18H_AC_CMP0</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:a5bd9f1f1b6d3602ed5743e3983da0ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: CMP0 on PA18 mux H. <br /></td></tr>
<tr class="separator:a5bd9f1f1b6d3602ed5743e3983da0ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6c8a93d0db010b98e50d2f1fad4dd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c6c8a93d0db010b98e50d2f1fad4dd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18H_AC_CMP0</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a8c6c8a93d0db010b98e50d2f1fad4dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea06c3ec9f0bc5c680959cd2dfee3a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ea06c3ec9f0bc5c680959cd2dfee3a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18H_AC_CMP0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a5bd9f1f1b6d3602ed5743e3983da0ba5">PIN_PA18H_AC_CMP0</a> &lt;&lt; 16) | MUX_PA18H_AC_CMP0)</td></tr>
<tr class="separator:a4ea06c3ec9f0bc5c680959cd2dfee3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb2f769cf0babb2366be3b539148bce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeb2f769cf0babb2366be3b539148bce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18H_AC_CMP0</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:afeb2f769cf0babb2366be3b539148bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7541049911d23302c464498a7303ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb7541049911d23302c464498a7303ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#adb7541049911d23302c464498a7303ea">PIN_PA19H_AC_CMP1</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:adb7541049911d23302c464498a7303ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">AC signal: CMP1 on PA19 mux H. <br /></td></tr>
<tr class="separator:adb7541049911d23302c464498a7303ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bce2f7a25d18ee53cca5922ff7641e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81bce2f7a25d18ee53cca5922ff7641e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19H_AC_CMP1</b>&#160;&#160;&#160;7L</td></tr>
<tr class="separator:a81bce2f7a25d18ee53cca5922ff7641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422301181ea2e064c97a19734e0c8e00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a422301181ea2e064c97a19734e0c8e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19H_AC_CMP1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#adb7541049911d23302c464498a7303ea">PIN_PA19H_AC_CMP1</a> &lt;&lt; 16) | MUX_PA19H_AC_CMP1)</td></tr>
<tr class="separator:a422301181ea2e064c97a19734e0c8e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac08ad2e5f50a518eab520468a462b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaac08ad2e5f50a518eab520468a462b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19H_AC_CMP1</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:aaac08ad2e5f50a518eab520468a462b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b0b48e09a74d956eb3aeaff30c65b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b0b48e09a74d956eb3aeaff30c65b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a69b0b48e09a74d956eb3aeaff30c65b6">PIN_PA02B_OPAMP_OANEG0</a>&#160;&#160;&#160;2L</td></tr>
<tr class="memdesc:a69b0b48e09a74d956eb3aeaff30c65b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP signal: OANEG0 on PA02 mux B. <br /></td></tr>
<tr class="separator:a69b0b48e09a74d956eb3aeaff30c65b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc2695d0990569f36c62918e8fe1f13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bc2695d0990569f36c62918e8fe1f13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA02B_OPAMP_OANEG0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a9bc2695d0990569f36c62918e8fe1f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae040d15b614e325fc85a5fbd824e6ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae040d15b614e325fc85a5fbd824e6ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA02B_OPAMP_OANEG0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a69b0b48e09a74d956eb3aeaff30c65b6">PIN_PA02B_OPAMP_OANEG0</a> &lt;&lt; 16) | MUX_PA02B_OPAMP_OANEG0)</td></tr>
<tr class="separator:aae040d15b614e325fc85a5fbd824e6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fb032479a2955cbfecafae142ce6a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11fb032479a2955cbfecafae142ce6a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA02B_OPAMP_OANEG0</b>&#160;&#160;&#160;(1ul &lt;&lt;  2)</td></tr>
<tr class="separator:a11fb032479a2955cbfecafae142ce6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ed0156dbdb9410a0d335bdaf177721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22ed0156dbdb9410a0d335bdaf177721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a22ed0156dbdb9410a0d335bdaf177721">PIN_PA07B_OPAMP_OAOUT0</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:a22ed0156dbdb9410a0d335bdaf177721"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP signal: OAOUT0 on PA07 mux B. <br /></td></tr>
<tr class="separator:a22ed0156dbdb9410a0d335bdaf177721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375f4760357562175916f71338b2c1a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a375f4760357562175916f71338b2c1a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07B_OPAMP_OAOUT0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a375f4760357562175916f71338b2c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01828cb2b89b081a1bf55893a256a258"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01828cb2b89b081a1bf55893a256a258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07B_OPAMP_OAOUT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a22ed0156dbdb9410a0d335bdaf177721">PIN_PA07B_OPAMP_OAOUT0</a> &lt;&lt; 16) | MUX_PA07B_OPAMP_OAOUT0)</td></tr>
<tr class="separator:a01828cb2b89b081a1bf55893a256a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d5fbfed363344101f42674987252fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53d5fbfed363344101f42674987252fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07B_OPAMP_OAOUT0</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a53d5fbfed363344101f42674987252fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf66fe9676c6746341128629a19b1215"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf66fe9676c6746341128629a19b1215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#adf66fe9676c6746341128629a19b1215">PIN_PA04B_OPAMP_OAOUT2</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:adf66fe9676c6746341128629a19b1215"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP signal: OAOUT2 on PA04 mux B. <br /></td></tr>
<tr class="separator:adf66fe9676c6746341128629a19b1215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b77db924f628196b91a8671bbdf858"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12b77db924f628196b91a8671bbdf858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04B_OPAMP_OAOUT2</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a12b77db924f628196b91a8671bbdf858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0d0308a0a1e5c8dababc4ac98dbb24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d0d0308a0a1e5c8dababc4ac98dbb24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04B_OPAMP_OAOUT2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#adf66fe9676c6746341128629a19b1215">PIN_PA04B_OPAMP_OAOUT2</a> &lt;&lt; 16) | MUX_PA04B_OPAMP_OAOUT2)</td></tr>
<tr class="separator:a1d0d0308a0a1e5c8dababc4ac98dbb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbf983821c0ed4e9b80ce858b4e50c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bbf983821c0ed4e9b80ce858b4e50c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04B_OPAMP_OAOUT2</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:a2bbf983821c0ed4e9b80ce858b4e50c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61527831f5642e169839906d4ebfeec6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61527831f5642e169839906d4ebfeec6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a61527831f5642e169839906d4ebfeec6">PIN_PA06B_OPAMP_OAPOS0</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a61527831f5642e169839906d4ebfeec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP signal: OAPOS0 on PA06 mux B. <br /></td></tr>
<tr class="separator:a61527831f5642e169839906d4ebfeec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13950f51b4814d497e5c40deca9f8cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad13950f51b4814d497e5c40deca9f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06B_OPAMP_OAPOS0</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:ad13950f51b4814d497e5c40deca9f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2c80f6f0032f4fd7febabe4beca481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf2c80f6f0032f4fd7febabe4beca481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06B_OPAMP_OAPOS0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a61527831f5642e169839906d4ebfeec6">PIN_PA06B_OPAMP_OAPOS0</a> &lt;&lt; 16) | MUX_PA06B_OPAMP_OAPOS0)</td></tr>
<tr class="separator:acf2c80f6f0032f4fd7febabe4beca481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4848cae1844019d1aa1702eeecff79f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4848cae1844019d1aa1702eeecff79f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06B_OPAMP_OAPOS0</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:a4848cae1844019d1aa1702eeecff79f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f075ce984ac44cdb3ececf3eef341f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f075ce984ac44cdb3ececf3eef341f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a7f075ce984ac44cdb3ececf3eef341f2">PIN_PA05B_OPAMP_OAPOS2</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a7f075ce984ac44cdb3ececf3eef341f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP signal: OAPOS2 on PA05 mux B. <br /></td></tr>
<tr class="separator:a7f075ce984ac44cdb3ececf3eef341f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c57c9902a2f9a73a446658eac78a4fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c57c9902a2f9a73a446658eac78a4fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05B_OPAMP_OAPOS2</b>&#160;&#160;&#160;1L</td></tr>
<tr class="separator:a0c57c9902a2f9a73a446658eac78a4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94f41d7a744ea57f2fc29e7d8ac7cfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad94f41d7a744ea57f2fc29e7d8ac7cfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05B_OPAMP_OAPOS2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a7f075ce984ac44cdb3ececf3eef341f2">PIN_PA05B_OPAMP_OAPOS2</a> &lt;&lt; 16) | MUX_PA05B_OPAMP_OAPOS2)</td></tr>
<tr class="separator:ad94f41d7a744ea57f2fc29e7d8ac7cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7257b27417f326404ed80f2263c108"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c7257b27417f326404ed80f2263c108"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05B_OPAMP_OAPOS2</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:a0c7257b27417f326404ed80f2263c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71566969e2fb39405dccda3390b47135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71566969e2fb39405dccda3390b47135"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a71566969e2fb39405dccda3390b47135">PIN_PA04I_CCL_IN0</a>&#160;&#160;&#160;4L</td></tr>
<tr class="memdesc:a71566969e2fb39405dccda3390b47135"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN0 on PA04 mux I. <br /></td></tr>
<tr class="separator:a71566969e2fb39405dccda3390b47135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab761d1a77e3b30ecdf72c19af758b357"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab761d1a77e3b30ecdf72c19af758b357"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA04I_CCL_IN0</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ab761d1a77e3b30ecdf72c19af758b357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19634bcfb53a697fbf7b8fb7d9ebdc7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af19634bcfb53a697fbf7b8fb7d9ebdc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA04I_CCL_IN0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a71566969e2fb39405dccda3390b47135">PIN_PA04I_CCL_IN0</a> &lt;&lt; 16) | MUX_PA04I_CCL_IN0)</td></tr>
<tr class="separator:af19634bcfb53a697fbf7b8fb7d9ebdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86be1e32d66f02936a88ca0439ed187"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae86be1e32d66f02936a88ca0439ed187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA04I_CCL_IN0</b>&#160;&#160;&#160;(1ul &lt;&lt;  4)</td></tr>
<tr class="separator:ae86be1e32d66f02936a88ca0439ed187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2039186a85133b9a1767acbbc234879"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2039186a85133b9a1767acbbc234879"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#ab2039186a85133b9a1767acbbc234879">PIN_PA16I_CCL_IN0</a>&#160;&#160;&#160;16L</td></tr>
<tr class="memdesc:ab2039186a85133b9a1767acbbc234879"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN0 on PA16 mux I. <br /></td></tr>
<tr class="separator:ab2039186a85133b9a1767acbbc234879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cbe7f02417bb1ed82575cdc60ed093"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6cbe7f02417bb1ed82575cdc60ed093"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA16I_CCL_IN0</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ab6cbe7f02417bb1ed82575cdc60ed093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24242c7f7e672997a328de47450c09c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24242c7f7e672997a328de47450c09c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA16I_CCL_IN0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#ab2039186a85133b9a1767acbbc234879">PIN_PA16I_CCL_IN0</a> &lt;&lt; 16) | MUX_PA16I_CCL_IN0)</td></tr>
<tr class="separator:a24242c7f7e672997a328de47450c09c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d74711fe9431474812c28aeaba9252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61d74711fe9431474812c28aeaba9252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA16I_CCL_IN0</b>&#160;&#160;&#160;(1ul &lt;&lt; 16)</td></tr>
<tr class="separator:a61d74711fe9431474812c28aeaba9252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f79364dbda5b4a59684603738d917c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f79364dbda5b4a59684603738d917c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8f79364dbda5b4a59684603738d917c5">PIN_PA05I_CCL_IN1</a>&#160;&#160;&#160;5L</td></tr>
<tr class="memdesc:a8f79364dbda5b4a59684603738d917c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN1 on PA05 mux I. <br /></td></tr>
<tr class="separator:a8f79364dbda5b4a59684603738d917c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ad48744b0494b0f2b7aa770afc3328"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18ad48744b0494b0f2b7aa770afc3328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA05I_CCL_IN1</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a18ad48744b0494b0f2b7aa770afc3328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a90a33e77974359f401faa076427a87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a90a33e77974359f401faa076427a87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA05I_CCL_IN1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8f79364dbda5b4a59684603738d917c5">PIN_PA05I_CCL_IN1</a> &lt;&lt; 16) | MUX_PA05I_CCL_IN1)</td></tr>
<tr class="separator:a2a90a33e77974359f401faa076427a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa315edf736609025fbbc2bb52772b3a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa315edf736609025fbbc2bb52772b3a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA05I_CCL_IN1</b>&#160;&#160;&#160;(1ul &lt;&lt;  5)</td></tr>
<tr class="separator:aa315edf736609025fbbc2bb52772b3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff3c785d5d5acbb6d43fcfb150b6ba3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ff3c785d5d5acbb6d43fcfb150b6ba3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a3ff3c785d5d5acbb6d43fcfb150b6ba3">PIN_PA17I_CCL_IN1</a>&#160;&#160;&#160;17L</td></tr>
<tr class="memdesc:a3ff3c785d5d5acbb6d43fcfb150b6ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN1 on PA17 mux I. <br /></td></tr>
<tr class="separator:a3ff3c785d5d5acbb6d43fcfb150b6ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcb2bda333b6de8126dc088bc12221d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bcb2bda333b6de8126dc088bc12221d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA17I_CCL_IN1</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a9bcb2bda333b6de8126dc088bc12221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf27d99a328a78e74e33f300fa7110f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf27d99a328a78e74e33f300fa7110f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA17I_CCL_IN1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a3ff3c785d5d5acbb6d43fcfb150b6ba3">PIN_PA17I_CCL_IN1</a> &lt;&lt; 16) | MUX_PA17I_CCL_IN1)</td></tr>
<tr class="separator:abf27d99a328a78e74e33f300fa7110f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e65173420f484e8b9dd019ce1cdcc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02e65173420f484e8b9dd019ce1cdcc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA17I_CCL_IN1</b>&#160;&#160;&#160;(1ul &lt;&lt; 17)</td></tr>
<tr class="separator:a02e65173420f484e8b9dd019ce1cdcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a05d0233bcfa1489650ccd0790a9e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79a05d0233bcfa1489650ccd0790a9e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a79a05d0233bcfa1489650ccd0790a9e7">PIN_PA06I_CCL_IN2</a>&#160;&#160;&#160;6L</td></tr>
<tr class="memdesc:a79a05d0233bcfa1489650ccd0790a9e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN2 on PA06 mux I. <br /></td></tr>
<tr class="separator:a79a05d0233bcfa1489650ccd0790a9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c41d8da5bbdb68da4449949213d4f4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c41d8da5bbdb68da4449949213d4f4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA06I_CCL_IN2</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a5c41d8da5bbdb68da4449949213d4f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af620bb0921984b1a3cbd583479f8d697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af620bb0921984b1a3cbd583479f8d697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA06I_CCL_IN2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a79a05d0233bcfa1489650ccd0790a9e7">PIN_PA06I_CCL_IN2</a> &lt;&lt; 16) | MUX_PA06I_CCL_IN2)</td></tr>
<tr class="separator:af620bb0921984b1a3cbd583479f8d697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4471b92b488aa785bde692115a6e4cc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4471b92b488aa785bde692115a6e4cc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA06I_CCL_IN2</b>&#160;&#160;&#160;(1ul &lt;&lt;  6)</td></tr>
<tr class="separator:a4471b92b488aa785bde692115a6e4cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe96ae2d022e9f2836fae8bf365a742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbe96ae2d022e9f2836fae8bf365a742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#abbe96ae2d022e9f2836fae8bf365a742">PIN_PA18I_CCL_IN2</a>&#160;&#160;&#160;18L</td></tr>
<tr class="memdesc:abbe96ae2d022e9f2836fae8bf365a742"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN2 on PA18 mux I. <br /></td></tr>
<tr class="separator:abbe96ae2d022e9f2836fae8bf365a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a40413c1ec3b6989b35a65e8b22012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3a40413c1ec3b6989b35a65e8b22012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA18I_CCL_IN2</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ad3a40413c1ec3b6989b35a65e8b22012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb902f28373b62e0e2b36b4883b971e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeb902f28373b62e0e2b36b4883b971e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA18I_CCL_IN2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#abbe96ae2d022e9f2836fae8bf365a742">PIN_PA18I_CCL_IN2</a> &lt;&lt; 16) | MUX_PA18I_CCL_IN2)</td></tr>
<tr class="separator:adeb902f28373b62e0e2b36b4883b971e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98577f80c614e8821ae2f1c6f877f955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98577f80c614e8821ae2f1c6f877f955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA18I_CCL_IN2</b>&#160;&#160;&#160;(1ul &lt;&lt; 18)</td></tr>
<tr class="separator:a98577f80c614e8821ae2f1c6f877f955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c06888fff87f6f28a71f464a03ea33f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c06888fff87f6f28a71f464a03ea33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a6c06888fff87f6f28a71f464a03ea33f">PIN_PA08I_CCL_IN3</a>&#160;&#160;&#160;8L</td></tr>
<tr class="memdesc:a6c06888fff87f6f28a71f464a03ea33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN3 on PA08 mux I. <br /></td></tr>
<tr class="separator:a6c06888fff87f6f28a71f464a03ea33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7470044c1c4f05fbba48578022ee330"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7470044c1c4f05fbba48578022ee330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA08I_CCL_IN3</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ae7470044c1c4f05fbba48578022ee330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ba16633b8f4aed3b0c406a6fd0cd87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9ba16633b8f4aed3b0c406a6fd0cd87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA08I_CCL_IN3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a6c06888fff87f6f28a71f464a03ea33f">PIN_PA08I_CCL_IN3</a> &lt;&lt; 16) | MUX_PA08I_CCL_IN3)</td></tr>
<tr class="separator:ad9ba16633b8f4aed3b0c406a6fd0cd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4b308d686a632b6535be31a8eeef8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd4b308d686a632b6535be31a8eeef8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA08I_CCL_IN3</b>&#160;&#160;&#160;(1ul &lt;&lt;  8)</td></tr>
<tr class="separator:acd4b308d686a632b6535be31a8eeef8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290ede61b0ab103c2b131e539abfcee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a290ede61b0ab103c2b131e539abfcee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a290ede61b0ab103c2b131e539abfcee3">PIN_PA30I_CCL_IN3</a>&#160;&#160;&#160;30L</td></tr>
<tr class="memdesc:a290ede61b0ab103c2b131e539abfcee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN3 on PA30 mux I. <br /></td></tr>
<tr class="separator:a290ede61b0ab103c2b131e539abfcee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaef479e1a64bbeddbd27cb1e6962405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaef479e1a64bbeddbd27cb1e6962405"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA30I_CCL_IN3</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:afaef479e1a64bbeddbd27cb1e6962405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5645364d0678aea5e8c37c394a4c9b79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5645364d0678aea5e8c37c394a4c9b79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA30I_CCL_IN3</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a290ede61b0ab103c2b131e539abfcee3">PIN_PA30I_CCL_IN3</a> &lt;&lt; 16) | MUX_PA30I_CCL_IN3)</td></tr>
<tr class="separator:a5645364d0678aea5e8c37c394a4c9b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb9467534b0d29fa6f6f45f0241d5d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fb9467534b0d29fa6f6f45f0241d5d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA30I_CCL_IN3</b>&#160;&#160;&#160;(1ul &lt;&lt; 30)</td></tr>
<tr class="separator:a6fb9467534b0d29fa6f6f45f0241d5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827efd76fa4be90a4dd33767af911379"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a827efd76fa4be90a4dd33767af911379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a827efd76fa4be90a4dd33767af911379">PIN_PA09I_CCL_IN4</a>&#160;&#160;&#160;9L</td></tr>
<tr class="memdesc:a827efd76fa4be90a4dd33767af911379"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN4 on PA09 mux I. <br /></td></tr>
<tr class="separator:a827efd76fa4be90a4dd33767af911379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ed9e6de07e03b140948e224120d082"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5ed9e6de07e03b140948e224120d082"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA09I_CCL_IN4</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ad5ed9e6de07e03b140948e224120d082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fbeeba6e4851ec4dcd6306f9378c07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7fbeeba6e4851ec4dcd6306f9378c07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA09I_CCL_IN4</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a827efd76fa4be90a4dd33767af911379">PIN_PA09I_CCL_IN4</a> &lt;&lt; 16) | MUX_PA09I_CCL_IN4)</td></tr>
<tr class="separator:ac7fbeeba6e4851ec4dcd6306f9378c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2616731dbda130c31813145e3d34639"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2616731dbda130c31813145e3d34639"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA09I_CCL_IN4</b>&#160;&#160;&#160;(1ul &lt;&lt;  9)</td></tr>
<tr class="separator:aa2616731dbda130c31813145e3d34639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ec54e98c4d37f0dac0b400df3cf118"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47ec54e98c4d37f0dac0b400df3cf118"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a47ec54e98c4d37f0dac0b400df3cf118">PIN_PA10I_CCL_IN5</a>&#160;&#160;&#160;10L</td></tr>
<tr class="memdesc:a47ec54e98c4d37f0dac0b400df3cf118"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN5 on PA10 mux I. <br /></td></tr>
<tr class="separator:a47ec54e98c4d37f0dac0b400df3cf118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d423de1a03fae49511914fe6426f6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8d423de1a03fae49511914fe6426f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA10I_CCL_IN5</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:aa8d423de1a03fae49511914fe6426f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372b6dc41c3360f0eca567146a556ebd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a372b6dc41c3360f0eca567146a556ebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA10I_CCL_IN5</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a47ec54e98c4d37f0dac0b400df3cf118">PIN_PA10I_CCL_IN5</a> &lt;&lt; 16) | MUX_PA10I_CCL_IN5)</td></tr>
<tr class="separator:a372b6dc41c3360f0eca567146a556ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755698c02afe2e1e873a8362fdd3fb9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a755698c02afe2e1e873a8362fdd3fb9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA10I_CCL_IN5</b>&#160;&#160;&#160;(1ul &lt;&lt; 10)</td></tr>
<tr class="separator:a755698c02afe2e1e873a8362fdd3fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281d2422bf72cb17c6ca732978f6a46f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a281d2422bf72cb17c6ca732978f6a46f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a281d2422bf72cb17c6ca732978f6a46f">PIN_PA22I_CCL_IN6</a>&#160;&#160;&#160;22L</td></tr>
<tr class="memdesc:a281d2422bf72cb17c6ca732978f6a46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN6 on PA22 mux I. <br /></td></tr>
<tr class="separator:a281d2422bf72cb17c6ca732978f6a46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9c8d33153f2dc6c09d161308a6fb4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b9c8d33153f2dc6c09d161308a6fb4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA22I_CCL_IN6</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a9b9c8d33153f2dc6c09d161308a6fb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada346890126b6e95071d7b464b1141a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada346890126b6e95071d7b464b1141a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA22I_CCL_IN6</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a281d2422bf72cb17c6ca732978f6a46f">PIN_PA22I_CCL_IN6</a> &lt;&lt; 16) | MUX_PA22I_CCL_IN6)</td></tr>
<tr class="separator:ada346890126b6e95071d7b464b1141a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b82d8aff64e95aac9481972d0654a31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b82d8aff64e95aac9481972d0654a31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA22I_CCL_IN6</b>&#160;&#160;&#160;(1ul &lt;&lt; 22)</td></tr>
<tr class="separator:a4b82d8aff64e95aac9481972d0654a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e1c6ba9a6af4ef7b86f48e86d6ba7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20e1c6ba9a6af4ef7b86f48e86d6ba7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a20e1c6ba9a6af4ef7b86f48e86d6ba7c">PIN_PA23I_CCL_IN7</a>&#160;&#160;&#160;23L</td></tr>
<tr class="memdesc:a20e1c6ba9a6af4ef7b86f48e86d6ba7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN7 on PA23 mux I. <br /></td></tr>
<tr class="separator:a20e1c6ba9a6af4ef7b86f48e86d6ba7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac857c0d4f15cf4d0388f33534dc1698f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac857c0d4f15cf4d0388f33534dc1698f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA23I_CCL_IN7</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ac857c0d4f15cf4d0388f33534dc1698f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338dbb441550fd89f0efa3e25323884b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338dbb441550fd89f0efa3e25323884b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA23I_CCL_IN7</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a20e1c6ba9a6af4ef7b86f48e86d6ba7c">PIN_PA23I_CCL_IN7</a> &lt;&lt; 16) | MUX_PA23I_CCL_IN7)</td></tr>
<tr class="separator:a338dbb441550fd89f0efa3e25323884b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636569ce246de51c951d59a926ec1376"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a636569ce246de51c951d59a926ec1376"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA23I_CCL_IN7</b>&#160;&#160;&#160;(1ul &lt;&lt; 23)</td></tr>
<tr class="separator:a636569ce246de51c951d59a926ec1376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76793a584a313101e8e56cc1621af0df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76793a584a313101e8e56cc1621af0df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a76793a584a313101e8e56cc1621af0df">PIN_PA24I_CCL_IN8</a>&#160;&#160;&#160;24L</td></tr>
<tr class="memdesc:a76793a584a313101e8e56cc1621af0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: IN8 on PA24 mux I. <br /></td></tr>
<tr class="separator:a76793a584a313101e8e56cc1621af0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50d7e5ee25fcf6c37b17698a8d0379f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad50d7e5ee25fcf6c37b17698a8d0379f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA24I_CCL_IN8</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ad50d7e5ee25fcf6c37b17698a8d0379f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae901eb505cbea52825982af0c9ecc5c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae901eb505cbea52825982af0c9ecc5c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA24I_CCL_IN8</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a76793a584a313101e8e56cc1621af0df">PIN_PA24I_CCL_IN8</a> &lt;&lt; 16) | MUX_PA24I_CCL_IN8)</td></tr>
<tr class="separator:ae901eb505cbea52825982af0c9ecc5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405b5e1c129b3829327555271ae0b041"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a405b5e1c129b3829327555271ae0b041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA24I_CCL_IN8</b>&#160;&#160;&#160;(1ul &lt;&lt; 24)</td></tr>
<tr class="separator:a405b5e1c129b3829327555271ae0b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bae1a266058fa808d9d60a10b8b8ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43bae1a266058fa808d9d60a10b8b8ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a43bae1a266058fa808d9d60a10b8b8ff">PIN_PA07I_CCL_OUT0</a>&#160;&#160;&#160;7L</td></tr>
<tr class="memdesc:a43bae1a266058fa808d9d60a10b8b8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: OUT0 on PA07 mux I. <br /></td></tr>
<tr class="separator:a43bae1a266058fa808d9d60a10b8b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79c9541b2602960b57cef99dd6b05f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f79c9541b2602960b57cef99dd6b05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA07I_CCL_OUT0</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a1f79c9541b2602960b57cef99dd6b05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3766a73139fee477dd15bf74366ab05b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3766a73139fee477dd15bf74366ab05b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA07I_CCL_OUT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a43bae1a266058fa808d9d60a10b8b8ff">PIN_PA07I_CCL_OUT0</a> &lt;&lt; 16) | MUX_PA07I_CCL_OUT0)</td></tr>
<tr class="separator:a3766a73139fee477dd15bf74366ab05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3abf0e00432655ab82c8a66065df16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d3abf0e00432655ab82c8a66065df16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA07I_CCL_OUT0</b>&#160;&#160;&#160;(1ul &lt;&lt;  7)</td></tr>
<tr class="separator:a2d3abf0e00432655ab82c8a66065df16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dac9792b413af1848fd2fd280717c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20dac9792b413af1848fd2fd280717c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a20dac9792b413af1848fd2fd280717c4">PIN_PA19I_CCL_OUT0</a>&#160;&#160;&#160;19L</td></tr>
<tr class="memdesc:a20dac9792b413af1848fd2fd280717c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: OUT0 on PA19 mux I. <br /></td></tr>
<tr class="separator:a20dac9792b413af1848fd2fd280717c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf2f0f79806d743d28e5bd20753a99c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cf2f0f79806d743d28e5bd20753a99c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA19I_CCL_OUT0</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a1cf2f0f79806d743d28e5bd20753a99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cf96779fdb83be9581d152d39143f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71cf96779fdb83be9581d152d39143f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA19I_CCL_OUT0</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a20dac9792b413af1848fd2fd280717c4">PIN_PA19I_CCL_OUT0</a> &lt;&lt; 16) | MUX_PA19I_CCL_OUT0)</td></tr>
<tr class="separator:a71cf96779fdb83be9581d152d39143f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67481ddd7bbe142af41f697b7b35ab0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67481ddd7bbe142af41f697b7b35ab0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA19I_CCL_OUT0</b>&#160;&#160;&#160;(1ul &lt;&lt; 19)</td></tr>
<tr class="separator:a67481ddd7bbe142af41f697b7b35ab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80fd62d5682a471c3f16b07cbff8a94b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80fd62d5682a471c3f16b07cbff8a94b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a80fd62d5682a471c3f16b07cbff8a94b">PIN_PA11I_CCL_OUT1</a>&#160;&#160;&#160;11L</td></tr>
<tr class="memdesc:a80fd62d5682a471c3f16b07cbff8a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: OUT1 on PA11 mux I. <br /></td></tr>
<tr class="separator:a80fd62d5682a471c3f16b07cbff8a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde66b60fcff38b0ee52921fc2403017"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afde66b60fcff38b0ee52921fc2403017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA11I_CCL_OUT1</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:afde66b60fcff38b0ee52921fc2403017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6925d60ee400abed4a8165142f7b1dfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6925d60ee400abed4a8165142f7b1dfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA11I_CCL_OUT1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a80fd62d5682a471c3f16b07cbff8a94b">PIN_PA11I_CCL_OUT1</a> &lt;&lt; 16) | MUX_PA11I_CCL_OUT1)</td></tr>
<tr class="separator:a6925d60ee400abed4a8165142f7b1dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e29f6f7eac298df3b507f207237eeeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e29f6f7eac298df3b507f207237eeeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA11I_CCL_OUT1</b>&#160;&#160;&#160;(1ul &lt;&lt; 11)</td></tr>
<tr class="separator:a4e29f6f7eac298df3b507f207237eeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed5dfd87f5e72699ce77d8c93b05c58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ed5dfd87f5e72699ce77d8c93b05c58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a8ed5dfd87f5e72699ce77d8c93b05c58">PIN_PA31I_CCL_OUT1</a>&#160;&#160;&#160;31L</td></tr>
<tr class="memdesc:a8ed5dfd87f5e72699ce77d8c93b05c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: OUT1 on PA31 mux I. <br /></td></tr>
<tr class="separator:a8ed5dfd87f5e72699ce77d8c93b05c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59f60194245836b59389582d00e92cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac59f60194245836b59389582d00e92cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA31I_CCL_OUT1</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:ac59f60194245836b59389582d00e92cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda227d6e91390913b6e0438397b7b8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acda227d6e91390913b6e0438397b7b8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA31I_CCL_OUT1</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a8ed5dfd87f5e72699ce77d8c93b05c58">PIN_PA31I_CCL_OUT1</a> &lt;&lt; 16) | MUX_PA31I_CCL_OUT1)</td></tr>
<tr class="separator:acda227d6e91390913b6e0438397b7b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0c056ef8347c6cab90f7d888a4fd83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e0c056ef8347c6cab90f7d888a4fd83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA31I_CCL_OUT1</b>&#160;&#160;&#160;(1ul &lt;&lt; 31)</td></tr>
<tr class="separator:a7e0c056ef8347c6cab90f7d888a4fd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796560ee70dc69f1e924fffb6433013a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a796560ee70dc69f1e924fffb6433013a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pio_2saml21e18a_8h.html#a796560ee70dc69f1e924fffb6433013a">PIN_PA25I_CCL_OUT2</a>&#160;&#160;&#160;25L</td></tr>
<tr class="memdesc:a796560ee70dc69f1e924fffb6433013a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCL signal: OUT2 on PA25 mux I. <br /></td></tr>
<tr class="separator:a796560ee70dc69f1e924fffb6433013a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df7a26df4ef51dc2f4059589c326906"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0df7a26df4ef51dc2f4059589c326906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUX_PA25I_CCL_OUT2</b>&#160;&#160;&#160;8L</td></tr>
<tr class="separator:a0df7a26df4ef51dc2f4059589c326906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7b6cb61408eec793492bbb5f9b5de8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba7b6cb61408eec793492bbb5f9b5de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PINMUX_PA25I_CCL_OUT2</b>&#160;&#160;&#160;((<a class="el" href="pio_2saml21j18a_8h.html#a796560ee70dc69f1e924fffb6433013a">PIN_PA25I_CCL_OUT2</a> &lt;&lt; 16) | MUX_PA25I_CCL_OUT2)</td></tr>
<tr class="separator:aba7b6cb61408eec793492bbb5f9b5de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d2ca367f2906b2bfd8bdc9306f11a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5d2ca367f2906b2bfd8bdc9306f11a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PA25I_CCL_OUT2</b>&#160;&#160;&#160;(1ul &lt;&lt; 25)</td></tr>
<tr class="separator:ad5d2ca367f2906b2bfd8bdc9306f11a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Peripheral I/O description for SAML21E18A. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 7 2017 00:22:43 for L21_AES by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.8
</small></address>
</body>
</html>
