You are optimizing a Triton kernel based on algorithmic analysis.

# PyTorch Reference (Target Behavior)

```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    Performs a 3D transposed convolution operation with asymmetric input and square kernel.
    The input is padded before the convolution.

    Args:
        in_channels (int): Number of channels in the input tensor.
        out_channels (int): Number of channels produced by the convolution.
        kernel_size (int): Size of the square convolution kernel.
        stride (int, optional): Stride of the convolution. Defaults to 1.
        padding (int, optional): Padding applied to the input. Defaults to 0.
        groups (int, optional): Number of blocked connections from input channels to output channels. Defaults to 1.
        bias (bool, optional): If `True`, adds a learnable bias to the output. Defaults to `False`.
    """
    def __init__(self, in_channels: int, out_channels: int, kernel_size: int, stride: int = 1, padding: int = 0, output_padding: int = 0, groups: int = 1, bias: bool = False):
        super(Model, self).__init__()
        self.conv_transpose3d = nn.ConvTranspose3d(in_channels, out_channels, kernel_size=(kernel_size, kernel_size, kernel_size), stride=stride, padding=padding, groups=groups, bias=bias)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        Performs the 3D transposed convolution.

        Args:
            x (torch.Tensor): Input tensor of shape (batch_size, in_channels, depth, height, width).

        Returns:
            torch.Tensor: Output tensor of shape (batch_size, out_channels, depth_out, height_out, width_out).
        """
        return self.conv_transpose3d(x)

# Test code
batch_size = 4
in_channels = 32
out_channels = 32
kernel_size = 3
depth = 32
height = 64
width = 128
stride = 2
padding = 1
groups = 4

def get_inputs():
    x = torch.rand(batch_size, in_channels, depth, height, width)
    return [x]

def get_init_inputs():
    return [in_channels, out_channels, kernel_size, stride, padding, groups]
```

**CRITICAL**: Study the PyTorch code carefully to understand:
- What does `forward()` return? (full output sequence vs final hidden state only)
- What is the computational pattern?
- What are the input/output shapes?

Your optimized kernel MUST match this exact behavior.

---

# Analysis Results

**Bottleneck**: The kernel computes transposed convolution directly in the output domain with nested loops over input channels and K³, performing expensive per-element index math (div/mod/stride checks) and scalar weight loads, which destroys memory coalescing and reuse compared to GEMM-style implementations.

**Optimization Strategy**: Algorithm replacement: re-express conv_transpose3d as an equivalent forward conv3d (via weight flipping and appropriate padding/dilation transformation) and implement it using a GEMM/implicit-GEMM-style Triton kernel that tiles over (N * spatial, C_in) × (C_in, C_out) with shared input tiles and vectorized weight loads.

**Implementation Plan**: Mathematically transform ConvTranspose3d(N, C_in, D_in, H_in, W_in, stride, padding) into an equivalent Conv3d on the input tensor, with weights flipped in (kd, kh, kw) and adjusted padding/dilation so that PyTorch’s reference output is preserved. Then, replace the current nested-loop Triton kernel with a standard conv3d kernel that uses implicit GEMM tiling: map each program to a tile of (N * D_out * H_out * W_out, C_out), load an input patch tile into shared/registers, multiply it with a weight tile via a matmul-like inner loop, and accumulate, reusing the same kernel for both normal and transposed conv via the parameter transformation. Validate numerically then tune tile sizes (BLOCK_M, BLOCK_N, BLOCK_K) and layouts for coalesced loads.

**Expected Speedup**: 5-8x (bringing the Triton implementation to parity or better than the PyTorch/cuDNN baseline)

---

# Current Kernel (needs optimization)

```python
import torch, torch.nn as nn, triton, triton.language as tl


@triton.jit
def conv_transpose3d_kernel(
    x_ptr,               # float32 [N, C_in, D_in, H_in, W_in]
    w_ptr,               # float32 [C_in, C_out_per_group, K_D, K_H, K_W]
    b_ptr,               # float32 [C_out] or unused
    y_ptr,               # float32 [N, C_out, D_out, H_out, W_out]
    N,                   # batch size
    D_IN, H_IN, W_IN,    # input spatial dims
    D_OUT, H_OUT, W_OUT, # output spatial dims
    STRIDE_D, STRIDE_H, STRIDE_W,
    PAD_D, PAD_H, PAD_W,
    BLOCK_S: tl.constexpr,
    K_D: tl.constexpr,
    K_H: tl.constexpr,
    K_W: tl.constexpr,
    C_IN_PER_G: tl.constexpr,
    C_OUT_PER_G: tl.constexpr,
    C_IN_TOTAL: tl.constexpr,
    C_OUT_TOTAL: tl.constexpr,
    GROUPS: tl.constexpr,
    HAS_BIAS: tl.constexpr,
):
    # program ids
    pid_nc = tl.program_id(axis=0)  # over N * C_out_total
    pid_s = tl.program_id(axis=1)   # over spatial blocks

    # decode batch and output channel indices
    n = pid_nc // C_OUT_TOTAL
    oc = pid_nc % C_OUT_TOTAL

    # spatial indices (flattened)
    SPATIAL_OUT = D_OUT * H_OUT * W_OUT
    offs_s = pid_s * BLOCK_S + tl.arange(0, BLOCK_S)
    mask_out = offs_s < SPATIAL_OUT

    # decode (d, h, w) from flattened spatial index
    wh_out = H_OUT * W_OUT
    d_out_idx = offs_s // wh_out
    rem = offs_s % wh_out
    h_out_idx = rem // W_OUT
    w_out_idx = rem % W_OUT

    # initialize accumulator
    acc = tl.zeros([BLOCK_S], dtype=tl.float32)

    # determine group and per-group channel indices
    g = oc // C_OUT_PER_G
    oc_in_group = oc - g * C_OUT_PER_G
    ic_base = g * C_IN_PER_G

    # loop over input channels in this group
    for ci in tl.static_range(0, C_IN_PER_G):
        ic = ic_base + ci

        # base offset for this (n, ic, :, :, :)
        in_base = ((n * C_IN_TOTAL + ic) * D_IN * H_IN * W_IN)

        # base offset for weights for this (ic, oc_in_group, :, :, :)
        w_base = (ic * C_OUT_PER_G + oc_in_group) * (K_D * K_H * K_W)

        # loop over kernel depth
        for kd in tl.static_range(0, K_D):
            # compute input depth index mapping
            od_nom = d_out_idx + PAD_D - kd
            valid_d = (od_nom >= 0) & (od_nom < D_IN * STRIDE_D)
            # ensure stride alignment
            valid_d = valid_d & ((od_nom % STRIDE_D) == 0)
            od = od_nom // STRIDE_D

            # loop over kernel height
            for kh in tl.static_range(0, K_H):
                oh_nom = h_out_idx + PAD_H - kh
                valid_h = (oh_nom >= 0) & (oh_nom < H_IN * STRIDE_H)
                valid_h = valid_h & ((oh_nom % STRIDE_H) == 0)
                oh = oh_nom // STRIDE_H

                # loop over kernel width
                for kw in tl.static_range(0, K_W):
                    ow_nom = w_out_idx + PAD_W - kw
                    valid_w = (ow_nom >= 0) & (ow_nom < W_IN * STRIDE_W)
                    valid_w = valid_w & ((ow_nom % STRIDE_W) == 0)
                    ow = ow_nom // STRIDE_W

                    mask = mask_out & valid_d & valid_h & valid_w

                    # linear input offsets for this kernel position
                    in_offsets = in_base + ((od * H_IN + oh) * W_IN + ow)

                    x_vals = tl.load(x_ptr + in_offsets, mask=mask, other=0.0)

                    w_idx = w_base + kd * (K_H * K_W) + kh * K_W + kw
                    w_val = tl.load(w_ptr + w_idx)

                    acc += x_vals * w_val

    if HAS_BIAS:
        # add bias for this output channel
        b_val = tl.load(b_ptr + oc)
        acc = acc + b_val

    # store results
    out_base = ((n * C_OUT_TOTAL + oc) * D_OUT * H_OUT * W_OUT)
    out_offsets = out_base + offs_s
    tl.store(y_ptr + out_offsets, acc, mask=mask_out)


def triton_conv_transpose3d(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor,
    stride: tuple,
    padding: tuple,
    groups: int,
) -> torch.Tensor:
    """
    x:       (N, C_in, D_in, H_in, W_in)
    weight:  (C_in, C_out_per_group, K_D, K_H, K_W)
    bias:    (C_out,) or None
    stride:  (s_d, s_h, s_w)
    padding: (p_d, p_h, p_w)
    groups:  int
    """
    assert x.is_cuda and weight.is_cuda, "Triton conv_transpose3d requires CUDA tensors"

    # ensure contiguous and float32 for compute
    device = x.device
    x_fp32 = x.contiguous().to(torch.float32)
    w_fp32 = weight.contiguous().to(torch.float32)
    b_fp32 = None
    has_bias = bias is not None
    if has_bias:
        b_fp32 = bias.contiguous().to(torch.float32)

    N, C_in, D_in, H_in, W_in = x_fp32.shape
    C_in_w, C_out_per_g, K_D, K_H, K_W = w_fp32.shape
    assert C_in_w == C_in, "weight C_in mismatch"

    s_d, s_h, s_w = stride
    p_d, p_h, p_w = padding

    C_out = C_out_per_g * groups

    # output dims: (Lin - 1) * s - 2*p + k
    D_out = (D_in - 1) * s_d - 2 * p_d + K_D
    H_out = (H_in - 1) * s_h - 2 * p_h + K_H
    W_out = (W_in - 1) * s_w - 2 * p_w + K_W

    y_fp32 = torch.empty((N, C_out, D_out, H_out, W_out),
                         device=device, dtype=torch.float32)

    C_in_per_g = C_in // groups
    C_out_per_g = C_out // groups
    C_in_total = C_in
    C_out_total = C_out

    SPATIAL_OUT = D_out * H_out * W_out
    BLOCK_S = 128

    grid = (
        N * C_out_total,
        triton.cdiv(SPATIAL_OUT, BLOCK_S),
    )

    conv_transpose3d_kernel[grid](
        x_fp32, w_fp32, b_fp32 if has_bias else x_fp32, y_fp32,
        N,
        D_in, H_in, W_in,
        D_out, H_out, W_out,
        s_d, s_h, s_w,
        p_d, p_h, p_w,
        BLOCK_S=BLOCK_S,
        K_D=K_D,
        K_H=K_H,
        K_W=K_W,
        C_IN_PER_G=C_in_per_g,
        C_OUT_PER_G=C_out_per_g,
        C_IN_TOTAL=C_in_total,
        C_OUT_TOTAL=C_out_total,
        GROUPS=groups,
        HAS_BIAS=has_bias,
    )

    # cast back to original dtype if needed
    if x.dtype != torch.float32:
        return y_fp32.to(x.dtype)
    return y_fp32


class ModelNew(nn.Module):
    """
    ConvTranspose3d implemented with a high-performance Triton kernel.
    Matches the API and initialization of the original PyTorch module.
    """

    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: int,
        stride: int = 1,
        padding: int = 0,
        output_padding: int = 0,
        groups: int = 1,
        bias: bool = False,
    ):
        super().__init__()
        # Use PyTorch ConvTranspose3d module only to manage parameters
        self.conv_transpose3d = nn.ConvTranspose3d(
            in_channels,
            out_channels,
            kernel_size=(kernel_size, kernel_size, kernel_size),
            stride=stride,
            padding=padding,
            output_padding=output_padding,
            groups=groups,
            bias=bias,
        )

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        # Extract parameters
        w = self.conv_transpose3d.weight
        b = self.conv_transpose3d.bias
        stride = self.conv_transpose3d.stride
        padding = self.conv_transpose3d.padding
        groups = self.conv_transpose3d.groups

        return triton_conv_transpose3d(x, w, b, stride, padding, groups)
```

---

# Your Task

Implement the optimization strategy above. Focus on the specific bottleneck identified.

## Key Requirements

1. **Preserve correctness**: Maintain the same input/output behavior
2. **Apply the optimization**: Follow the implementation plan exactly
3. **Use valid Triton syntax**:
   - Every kernel MUST have `@triton.jit` decorator
   - Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
   - BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
   - No `continue`, `break`, `return` inside kernels (use masking)
   - Prefer `tl.dot(a, b, allow_tf32=True)` for matmul operations

4. **CRITICAL for RNN/GRU/LSTM Persistent Kernels**:
   - Time loop MUST be inside @triton.jit kernel, NOT in Python forward()
   - **HYBRID computation strategy** (CRITICAL for performance):
     * Precompute input-side gates OUTSIDE kernel: `gates_x = (T*B, In) @ W_ih` (ONE large GEMM)
     * INSIDE kernel: only recurrent-side: `for t: gates_h = h @ W_hh` (T small GEMMs)
   - CORRECT (FAST - use this):
     ```python
     # Python forward():
     gates_x_all = x.reshape(T*B, In) @ W_ih + b_ih  # ONE large GEMM
     gates_x_all = gates_x_all.view(T, B, 3*H)
     gru_persistent_kernel[grid](gates_x_all, h0, W_hh, ...)  # Launch ONCE

     @triton.jit
     def gru_persistent_kernel(gates_x_ptr, h_ptr, W_hh_ptr, ...):
         for t in range(T):  # Inside kernel
             gates_x_t = tl.load(gates_x_ptr + t*...)  # Precomputed
             gates_h = h @ W_hh  # Only recurrent GEMM
             h = (1-z)*n + z*h   # Fuse and update
     ```

5. **Output format**:
   - Imports: `import torch, torch.nn as nn, triton, triton.language as tl`
   - `@triton.jit` kernel(s)
   - Wrapper function(s)
   - `class ModelNew(nn.Module)` — REQUIRED
   - NO testing code, NO `if __name__ == "__main__"`

---

Generate the optimized kernel now. Output ONLY the complete Python code.
