INFO-FLOW: Workspace C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1 opened at Wed Aug 06 12:30:10 +0530 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 0.12 sec.
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.267 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.397 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 165.211 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'hls_simple_obds/firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hls_simple_obds/firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang hls_simple_obds/firmware/myproject.cpp -foptimization-record-file=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/clang.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (hls_simple_obds/firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (hls_simple_obds/firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (hls_simple_obds/firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.716 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.137 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.219 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (hls_simple_obds/firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (hls_simple_obds/firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (hls_simple_obds/firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (hls_simple_obds/firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (hls_simple_obds/firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (hls_simple_obds/firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.944 seconds; current allocated memory: 172.574 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.g.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.299 sec.
Execute         run_link_or_opt -opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.583 sec.
Execute         run_link_or_opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,128 Compile/Link C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 44,935 Unroll/Inline (step 1) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 44,935 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,151 Unroll/Inline (step 2) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,151 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,347 Unroll/Inline (step 3) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,742 Unroll/Inline (step 4) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,742 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,016 Array/Struct (step 1) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,016 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,378 Array/Struct (step 2) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,378 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,378 Array/Struct (step 3) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,378 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,410 Array/Struct (step 4) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,410 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,362 Array/Struct (step 5) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,362 Performance (step 1) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,362 Performance (step 2) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,362 Performance (step 3) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,362 Performance (step 4) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,362 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,365 HW Transforms (step 1) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,365 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,373 HW Transforms (step 2) C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,373 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/myproject.cpp:38:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/myproject.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/myproject.cpp:54:2)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/myproject.cpp:56:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_3' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:252:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_1' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:243:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_3' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:266:23) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:252:23) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_1' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:243:23) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 2 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 12 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 24 (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(config4::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(config6::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (hls_simple_obds/firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (hls_simple_obds/firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config7>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (hls_simple_obds/firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (hls_simple_obds/firmware/weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (hls_simple_obds/firmware/weights/b4.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (hls_simple_obds/firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:36:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:40:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:44:14)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:48:14)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (hls_simple_obds/firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_features': Complete reshaping on dimension 1. (hls_simple_obds/firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.948 seconds; current allocated memory: 175.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 175.449 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.0.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.127 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 186.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.1.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.103 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 190.906 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.g.1.bc to C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.1.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.238 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:33:1)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (hls_simple_obds/firmware/nnet_utils/nnet_mult.h:33:11)...283 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (hls_simple_obds/firmware/nnet_utils/nnet_mult.h:33:11)...380 expression(s) balanced.
Command           transform done; 0.187 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 221.918 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.2.bc -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.536 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 286.957 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.329 sec.
Command       elaborate done; 19.269 sec.
Execute       ap_eval exec zip -j C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.133 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s'.
Command         ap_set_top_model done; 0.158 sec.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Configuring Module : softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         apply_spec_resource_limit softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Preprocessing Module: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         cdfg_preprocess -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.659 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.053 seconds; current allocated memory: 304.367 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.172 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.577 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 307.820 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.221 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 308.379 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 308.652 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.223 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 318.047 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
Command         db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.373 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 319.461 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
Command         db_write done; 0.165 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 319.910 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 320.164 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 321.027 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 321.492 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         schedule -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 321.746 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>.
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         bind -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 321.754 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 15, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 322.105 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 322.547 MB.
Execute         syn_report -verbosereport -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_25_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 336.680 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 2.385 seconds; current allocated memory: 367.312 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_25_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
Command         create_rtl_model done; 0.324 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 373.359 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Command         db_write done; 0.192 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.929 seconds; current allocated memory: 397.504 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
Command         create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 398.336 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s' pipeline 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud' using auto ROMs.
Command         create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.458 seconds; current allocated memory: 400.367 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s 
Execute         syn_report -csynth -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.adb 
Execute         db_write -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_features' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 403.352 MB.
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model myproject -f -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth.rpt -MHOut C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -wcfg -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config7> myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_10s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_10s_26_1_1
INFO-FLOW: Found component myproject_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_1_1
INFO-FLOW: Found component myproject_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_1_1
INFO-FLOW: Found component myproject_mul_16s_10s_25_1_1.
INFO-FLOW: Append model myproject_mul_16s_10s_25_1_1
INFO-FLOW: Found component myproject_mul_16s_9s_25_1_1.
INFO-FLOW: Append model myproject_mul_16s_9s_25_1_1
INFO-FLOW: Found component myproject_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model myproject_mul_16s_8ns_24_1_1
INFO-FLOW: Found component myproject_mul_16s_9s_24_1_1.
INFO-FLOW: Append model myproject_mul_16s_9s_24_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_12s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_12s_26_1_1
INFO-FLOW: Found component myproject_mul_16s_11ns_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_1_1
INFO-FLOW: Handling components in module [softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_18s_17ns_26_1_1.
INFO-FLOW: Append model myproject_mul_18s_17ns_26_1_1
INFO-FLOW: Found component myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb.
INFO-FLOW: Append model myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb
INFO-FLOW: Found component myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud.
INFO-FLOW: Append model myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_10s_26_1_1 myproject_mul_16s_11s_26_1_1 myproject_mul_16s_10ns_26_1_1 myproject_mul_16s_10s_25_1_1 myproject_mul_16s_9s_25_1_1 myproject_mul_16s_9ns_25_1_1 myproject_mul_16s_8ns_24_1_1 myproject_mul_16s_9s_24_1_1 myproject_mul_16s_12s_26_1_1 myproject_mul_16s_11ns_26_1_1 myproject_mul_18s_17ns_26_1_1 myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s myproject
INFO-FLOW: Generating C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_10s_25_1_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model myproject_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_24_1_1
INFO-FLOW: To file: write model myproject_mul_16s_12s_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_18s_17ns_26_1_1
INFO-FLOW: To file: write model myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb
INFO-FLOW: To file: write model myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/vlog' tclDir='C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db' modelList='myproject_mul_16s_10s_26_1_1
myproject_mul_16s_11s_26_1_1
myproject_mul_16s_10ns_26_1_1
myproject_mul_16s_10s_25_1_1
myproject_mul_16s_9s_25_1_1
myproject_mul_16s_9ns_25_1_1
myproject_mul_16s_8ns_24_1_1
myproject_mul_16s_9s_24_1_1
myproject_mul_16s_12s_26_1_1
myproject_mul_16s_11ns_26_1_1
myproject_mul_18s_17ns_26_1_1
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
myproject
' expOnly='0'
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.compgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 408.645 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_10s_26_1_1
myproject_mul_16s_11s_26_1_1
myproject_mul_16s_10ns_26_1_1
myproject_mul_16s_10s_25_1_1
myproject_mul_16s_9s_25_1_1
myproject_mul_16s_9ns_25_1_1
myproject_mul_16s_8ns_24_1_1
myproject_mul_16s_9s_24_1_1
myproject_mul_16s_12s_26_1_1
myproject_mul_16s_11ns_26_1_1
myproject_mul_18s_17ns_26_1_1
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142 softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158 softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64 call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98 call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142 grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142 {DEPTH 2 CHILDREN {}} grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U12 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U87 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U14 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U86 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U20 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U21 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U89 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U67 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U24 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U66 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_61077_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U51 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U10 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U37 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_45_fu_61141_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_46_fu_61173_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_47_fu_61193_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U9 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U69 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U82 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U46 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_48_fu_61295_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U77 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U18 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U15 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U25 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U26 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_49_fu_61379_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U92 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_50_fu_61411_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U93 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U35 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U6 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U30 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U79 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U76 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U74 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U5 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U50 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U88 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U22 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U23 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_51_fu_61587_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U34 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U73 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U60 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U91 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U95 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U81 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U68 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U70 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U96 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U39 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U47 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U78 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U19 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U54 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U49 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U4 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U75 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_54_fu_61799_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U1 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U64 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U28 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U36 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U65 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U43 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U7 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U8 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U94 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U29 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_61990_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_62060_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U53 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U55 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U52 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U83 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U72 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U90 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U61 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U62 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U33 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_14_fu_62932_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U16 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U3 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U71 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U42 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U13 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U48 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U80 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U85 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_87_fu_62975_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_63017_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_16_fu_62231_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_17_fu_63044_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_59_fu_63064_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_60_fu_63081_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U58 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U11 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_61_fu_63118_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U17 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U96 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U14 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U86 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U76 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U21 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U66 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_62_fu_63212_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U67 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U82 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U36 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_63_fu_63255_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U51 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_63300_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_88_fu_63320_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U10 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U37 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U9 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U24 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U28 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U46 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U77 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U18 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U78 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U15 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U25 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_64_fu_63500_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U26 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U92 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U75 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U35 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U20 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U30 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U12 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U6 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U74 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U5 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U87 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U88 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U22 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U55 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U34 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_19_fu_63756_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U93 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U60 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U91 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U73 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U81 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U68 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U70 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U69 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U39 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U47 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U19 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U54 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U49 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_67_fu_63864_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U11 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U50 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U64 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_68_fu_64721_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U94 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_69_fu_64763_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U52 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_70_fu_64809_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U16 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_71_fu_64840_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_20_fu_64871_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U89 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U7 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U8 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U43 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U65 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U53 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U95 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U4 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U83 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U72 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U90 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U61 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U62 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U33 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U23 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U3 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U71 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U42 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U13 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U48 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U79 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U80 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U85 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U1 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_74_fu_64973_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U58 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_75_fu_65004_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U29 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U17 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U12 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U20 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U49 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U88 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U79 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U8 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U67 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U24 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U93 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U14 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_65149_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_76_fu_65180_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U52 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U37 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U80 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U58 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U39 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U46 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_79_fu_65310_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U77 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U89 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_80_fu_65402_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U29 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U25 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U64 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U92 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U3 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_22_fu_65466_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U35 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U6 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U48 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_23_fu_65504_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U30 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U50 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U74 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U72 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U87 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U71 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U22 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U16 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U10 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U96 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U91 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U21 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U68 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U69 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U65 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U53 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U82 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U18 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U47 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U54 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U28 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U86 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U1 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U94 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U36 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U23 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U43 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U7 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U78 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U5 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U81 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_85_fu_66589_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U15 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U95 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U55 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U73 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U83 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U34 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_24_fu_66633_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U90 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U61 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U62 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U33 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U75 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U60 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U17 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U4 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_25_fu_66698_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U76 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U13 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U26 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U19 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U51 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U85 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U9 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_26_fu_66753_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U70 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U42 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_27_fu_66779_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U66 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U11 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U75 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U10 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U29 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U11 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U93 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U30 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_28_fu_65991_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U65 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U8 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U96 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U72 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U89 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U36 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U16 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U23 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_86_fu_66025_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U82 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U42 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U84 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U50 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U64 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U80 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U94 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_304_fu_62466_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_307_fu_64173_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_66048_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_311_fu_66054_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_314_fu_66951_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_315_fu_66961_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_320_fu_62484_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_323_fu_64190_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_326_fu_66064_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_327_fu_66070_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_330_fu_62496_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_331_fu_62506_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_336_fu_62518_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_339_fu_64208_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_342_fu_66109_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_343_fu_66115_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_346_fu_67003_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_347_fu_67013_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_352_fu_62536_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_355_fu_64229_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_358_fu_66121_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_359_fu_66127_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_362_fu_67051_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_363_fu_67061_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_368_fu_62554_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_371_fu_64247_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_374_fu_64259_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_375_fu_66133_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_384_fu_62572_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_387_fu_64271_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_390_fu_64283_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_391_fu_66139_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_400_fu_62590_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_403_fu_64294_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_406_fu_64306_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_407_fu_66145_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_416_fu_62608_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_419_fu_64318_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_422_fu_66151_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_423_fu_66157_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_426_fu_67226_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_427_fu_67236_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_432_fu_62626_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_435_fu_64335_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_438_fu_64347_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_439_fu_66167_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_442_fu_66184_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_443_fu_66194_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_448_fu_62644_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_450_fu_64353_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_454_fu_66218_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_455_fu_66224_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_464_fu_62662_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_467_fu_64381_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_470_fu_66230_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_471_fu_66236_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_480_fu_62680_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_483_fu_64398_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_486_fu_64410_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_487_fu_66242_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_490_fu_67360_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_495_fu_62698_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_498_fu_64422_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_501_fu_66248_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_502_fu_66254_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_505_fu_67398_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_506_fu_67408_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_511_fu_62716_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_514_fu_64440_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_517_fu_64452_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_518_fu_66264_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_521_fu_66281_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_522_fu_66291_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_527_fu_62734_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_530_fu_64463_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_533_fu_66319_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_534_fu_66325_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_537_fu_67454_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_542_fu_62752_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_545_fu_64481_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_548_fu_64493_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_549_fu_66335_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_552_fu_66356_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_553_fu_66366_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_558_fu_62770_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_560_fu_64499_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_564_fu_64521_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_565_fu_66390_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_567_fu_66396_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_568_fu_67493_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_574_fu_62788_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_576_fu_64527_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_577_fu_64537_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_578_fu_64547_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_580_fu_64553_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_581_fu_66402_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_583_fu_67534_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_584_fu_67544_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_590_fu_62806_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_593_fu_64565_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_596_fu_66408_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_597_fu_66414_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_600_fu_67588_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_605_fu_62824_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_608_fu_64583_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_611_fu_64595_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_612_fu_66420_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_621_fu_64606_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_623_fu_64618_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_627_fu_66426_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_628_fu_66431_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_631_fu_67673_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_632_fu_67683_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_636_fu_62836_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_640_fu_64646_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_643_fu_66437_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_644_fu_66443_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_653_fu_62864_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_656_fu_64664_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_659_fu_64676_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_660_fu_66449_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_669_fu_62882_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_672_fu_64688_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_675_fu_64704_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_676_fu_66455_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_679_fu_67808_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 96 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U135 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U178 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U179 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U177 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U159 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_1_fu_34855_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U187 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U196 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_2_fu_34891_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U172 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U173 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U174 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U137 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U139 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U175 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U150 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U190 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_34988_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U197 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U160 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U168 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U134 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U180 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U143 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_35114_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U185 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U151 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U188 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U189 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U155 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_35182_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U163 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U132 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U136 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U182 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U145 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U181 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U192 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U158 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U191 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U170 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U165 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U128 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_3_fu_35349_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U186 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U149 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U144 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_35442_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U140 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U156 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U195 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U171 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_45_fu_35494_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_4_fu_35514_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_35534_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U169 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U129 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U133 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U141 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U183 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U146 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_7_fu_35642_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U154 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U161 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U166 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U199 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U162 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U167 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U148 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U164 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U138 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U193 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_10_fu_36200_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U153 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U157 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U130 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U131 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U176 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U184 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U147 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_36303_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U142 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U194 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U198 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U152 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_13_fu_36343_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U135 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U178 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U182 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U177 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U138 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U154 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U199 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U172 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U173 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U174 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U137 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U139 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U164 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U150 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U190 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U197 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U160 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U168 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U134 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U180 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U143 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U179 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U151 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U159 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U189 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U185 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U163 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U132 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U136 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U196 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U145 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U181 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U192 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U193 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U191 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U170 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U165 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U128 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U161 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U149 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U144 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_14_fu_36737_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U140 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U156 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U158 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U162 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U169 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U129 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U133 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U155 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U183 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U146 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_15_fu_36870_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U195 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U171 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U166 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U187 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U188 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U167 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U148 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U186 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_37070_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_37086_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U141 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_20_fu_37140_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U175 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U153 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U157 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U130 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U131 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U176 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U184 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_46_fu_37317_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_37357_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_25_fu_37389_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U147 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U142 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U194 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U198 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U152 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_26_fu_37455_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U196 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U172 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U190 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U142 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U179 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_27_fu_38031_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U145 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U181 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U195 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U193 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U191 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U137 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U136 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U140 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U141 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_28_fu_38184_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U178 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U144 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U157 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_29_fu_38230_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U185 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_38278_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U130 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U152 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U134 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_30_fu_38359_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_31_fu_38407_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U158 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U165 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U129 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U139 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U149 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_32_fu_38471_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U160 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_35_fu_38559_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U164 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U161 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U132 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U148 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U131 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U151 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U183 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U156 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_36_fu_38674_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U167 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U171 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U128 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U197 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U184 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U138 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U146 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U176 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_37_fu_38785_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U159 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U188 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U194 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U135 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U198 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U175 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_38_fu_38881_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U162 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U180 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U154 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U187 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U192 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U155 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U143 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U150 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U170 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U163 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U189 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U166 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U173 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U133 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U182 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U168 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_39058_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U177 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U169 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U174 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U186 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U153 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_39_fu_39648_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_12_fu_39679_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U199 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U147 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U170 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U199 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U155 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_47_fu_39728_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U198 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U188 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U183 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U147 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U194 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_42_fu_39156_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U187 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U143 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U171 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U129 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_1_1_U161 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U162 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U133 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U150 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_35826_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_37475_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_37_fu_39246_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_44_fu_35856_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_49_fu_37505_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_60_fu_39264_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_39903_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_68_fu_35886_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_73_fu_37550_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_39274_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_80_fu_39284_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_84_fu_39307_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_91_fu_35916_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_96_fu_37579_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_107_fu_39372_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_39951_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_115_fu_35946_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_120_fu_37609_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_131_fu_39390_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_134_fu_40003_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_139_fu_35976_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_144_fu_37650_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_155_fu_39408_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_158_fu_40051_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_36006_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_37692_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_179_fu_39426_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_186_fu_36036_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_191_fu_37734_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_202_fu_39453_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_209_fu_36066_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_214_fu_37775_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_222_fu_39495_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_223_fu_39505_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_225_fu_39511_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_228_fu_40146_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_233_fu_36096_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_238_fu_37817_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_246_fu_39517_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_247_fu_39527_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_39533_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_256_fu_36126_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_261_fu_37859_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_272_fu_39551_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_275_fu_40239_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_280_fu_36156_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_37900_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_296_fu_39581_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_299_fu_40292_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 72 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U241 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_632_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U242 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U239 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U238 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_687_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U243 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U240 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U241 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U242 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_782_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U239 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U238 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U243 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U240 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U241 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U242 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U239 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U238 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U243 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U240 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U241 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_1_1_U238 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_902_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_942_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_735_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_907_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_fu_132_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_activation.h:245 VARIABLE sub_ln245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln245_1_fu_176_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_activation.h:245 VARIABLE sub_ln245_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_286_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_common.h:51 VARIABLE add_ln51_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_292_p2 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_common.h:51 VARIABLE add_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17ns_26_1_1_U258 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_activation.h:268 VARIABLE mul_ln268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17ns_26_1_1_U259 SOURCE hls_simple_obds/firmware/nnet_utils/nnet_activation.h:268 VARIABLE mul_ln268_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 1024 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME invert_table_U SOURCE {} VARIABLE invert_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 1024 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 4 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s {AREA {DSP 0 BRAM 0 URAM 0}} myproject {AREA {DSP 176 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 423.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 169.28 MHz
Command       autosyn done; 16.079 sec.
Command     csynth_design done; 35.582 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 4 seconds. Elapsed time: 35.582 seconds; current allocated memory: 259.031 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.0.0
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to myproject
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='myproject_mul_16s_10s_26_1_1
myproject_mul_16s_11s_26_1_1
myproject_mul_16s_10ns_26_1_1
myproject_mul_16s_10s_25_1_1
myproject_mul_16s_9s_25_1_1
myproject_mul_16s_9ns_25_1_1
myproject_mul_16s_8ns_24_1_1
myproject_mul_16s_9s_24_1_1
myproject_mul_16s_12s_26_1_1
myproject_mul_16s_11ns_26_1_1
myproject_mul_18s_17ns_26_1_1
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table_ROM_Abkb
myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table_ROcud
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
myproject
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to myproject
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/moinu/Documents/HLS/CTRF-ICPR24/CTRF/hls_simple_obds_synthesis/solution1/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s hls_simple_obds_synthesis/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file hls_simple_obds_synthesis/solution1/impl/export.zip
Command     export_design done; 13.842 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.843 seconds; current allocated memory: 5.035 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
