#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 10:55:55 2025
# Process ID         : 14580
# Current directory  : C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.runs/Main_Blocks_sram_ctrl_0_0_synth_1
# Command line       : vivado.exe -log Main_Blocks_sram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Blocks_sram_ctrl_0_0.tcl
# Log file           : C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.runs/Main_Blocks_sram_ctrl_0_0_synth_1/Main_Blocks_sram_ctrl_0_0.vds
# Journal file       : C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.runs/Main_Blocks_sram_ctrl_0_0_synth_1\vivado.jou
# Running On         : LAPTOP-1SQM85NC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16861 MB
# Swap memory        : 24696 MB
# Total Virtual      : 41557 MB
# Available Virtual  : 15592 MB
#-----------------------------------------------------------
source Main_Blocks_sram_ctrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 457.918 ; gain = 136.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.cache/ip 
Command: synth_design -top Main_Blocks_sram_ctrl_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31948
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 944.191 ; gain = 469.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Blocks_sram_ctrl_0_0' [c:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.gen/sources_1/bd/Main_Blocks/ip/Main_Blocks_sram_ctrl_0_0/synth/Main_Blocks_sram_ctrl_0_0.vhd:77]
	Parameter ADDR_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 12000000 - type: integer 
INFO: [Synth 8-3491] module 'sram_ctrl' declared at 'C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:10' bound to instance 'U0' of component 'sram_ctrl' [c:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.gen/sources_1/bd/Main_Blocks/ip/Main_Blocks_sram_ctrl_0_0/synth/Main_Blocks_sram_ctrl_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'sram_ctrl' [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'sram_ctrl' (0#1) [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Main_Blocks_sram_ctrl_0_0' (0#1) [c:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.gen/sources_1/bd/Main_Blocks/ip/Main_Blocks_sram_ctrl_0_0/synth/Main_Blocks_sram_ctrl_0_0.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:106]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1049.676 ; gain = 575.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.676 ; gain = 575.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.676 ; gain = 575.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sram_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             write_setup |                              001 |                              001
              write_hold |                              010 |                              010
              turnaround |                              011 |                              011
              read_setup |                              100 |                              100
               read_wait |                              101 |                              101
            read_capture |                              110 |                              110
               send_data |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sram_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'CE2_reg' [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'LB_n_reg' [C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.srcs/sources_1/new/Main.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.676 ; gain = 575.301
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[15] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[14] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[13] driven by constant 1
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[12] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[11] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[10] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[9] driven by constant 1
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[8] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[7] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[6] driven by constant 1
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[5] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[4] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[3] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[2] driven by constant 1
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[1] driven by constant 0
INFO: [Synth 8-3917] design Main_Blocks_sram_ctrl_0_0 has port DQ_o[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (U0/LB_n_reg) is unused and will be removed from module Main_Blocks_sram_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1211.430 ; gain = 737.055
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.227 ; gain = 751.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.227 ; gain = 751.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT3 |     9|
|3     |LUT4 |     6|
|4     |LUT5 |     3|
|5     |LUT6 |     4|
|6     |FDCE |     8|
|7     |FDPE |     3|
|8     |FDRE |    25|
|9     |LD   |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    61|
|2     |  U0     |sram_ctrl |    61|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1427.688 ; gain = 953.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: e154fa5f
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1549.520 ; gain = 1076.180
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1845.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/I2C/SRAM_Breadbord_Test/SRAM_Breadbord_Test.runs/Main_Blocks_sram_ctrl_0_0_synth_1/Main_Blocks_sram_ctrl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.379 ; gain = 295.859
INFO: [Vivado 12-24828] Executing command : report_utilization -file Main_Blocks_sram_ctrl_0_0_utilization_synth.rpt -pb Main_Blocks_sram_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 10:56:52 2025...
