
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003305                       # Number of seconds simulated
sim_ticks                                  3304709154                       # Number of ticks simulated
final_tick                               574807632273                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340226                       # Simulator instruction rate (inst/s)
host_op_rate                                   437918                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261816                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922708                       # Number of bytes of host memory used
host_seconds                                 12622.26                       # Real time elapsed on the host
sim_insts                                  4294426512                       # Number of instructions simulated
sim_ops                                    5527516271                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       213888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       117632                       # Number of bytes read from this memory
system.physmem.bytes_read::total               603648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       213248                       # Number of bytes written to this memory
system.physmem.bytes_written::total            213248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1671                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          919                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4716                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1666                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1666                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       580989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56239745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64722186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       542256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     23975484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       503524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35595266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182662973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       580989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       542256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       503524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2130293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64528523                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64528523                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64528523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       580989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56239745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64722186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       542256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     23975484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       503524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35595266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              247191496                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7924963                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509630                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185755                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417797                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373571                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          208123                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5885                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15983081                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581694                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910317                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        390512                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669393                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7791127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4499374     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164277      2.11%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298923      3.84%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280414      3.60%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456601      5.86%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475818      6.11%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113964      1.46%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85752      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416004     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7791127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362540                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016802                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494759                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       377611                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183330                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12604                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722813                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313541                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17890639                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722813                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3644087                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         131606                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43353                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045345                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203914                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17405145                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69102                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23112827                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79254084                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79254084                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8199777                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2032                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           546086                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2672508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9559                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197385                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16457060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845479                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18893                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5028864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13805239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7791127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840246                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2725231     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448736     18.59%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257868     16.14%     69.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773470      9.93%     79.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806528     10.35%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474264      6.09%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210486      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56103      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38441      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7791127                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54802     66.16%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17942     21.66%     87.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10087     12.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863496     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109631      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376122     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495230      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845479                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747072                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005983                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35583808                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21487973                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13382864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928310                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34179                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       787554                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       145005                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722813                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          71809                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5869                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16459064                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2672508                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583946                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3016                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208096                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13579931                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280759                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265547                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763729                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048514                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482970                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713564                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13398421                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13382864                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220057                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20109360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688697                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408768                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5087359                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186046                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7068314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3272161     46.29%     46.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493746     21.13%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833974     11.80%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284003      4.02%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272946      3.86%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113541      1.61%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298005      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88948      1.26%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410990      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7068314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410990                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23116461                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33641720                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 133836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.792496                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.792496                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.261836                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.261836                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62794300                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17549512                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18409384                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7924963                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2856464                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2322530                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196673                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1163495                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1106196                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299685                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8384                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2859247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15834991                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2856464                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1405881                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3478349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1053420                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        589154                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1400057                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7779182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4300833     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          306423      3.94%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244116      3.14%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597607      7.68%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160742      2.07%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208020      2.67%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152111      1.96%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84738      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1724592     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7779182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360439                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2992840                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       572914                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3341981                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23360                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        848082                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       486320                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4409                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18927370                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9932                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        848082                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3213596                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         123879                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125195                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3139384                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329041                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18251972                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2961                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134845                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          369                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25551220                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85188780                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85188780                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15590386                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9960829                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3784                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           907136                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1708670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       867739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13866                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       272963                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17247883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13669979                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27407                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6006178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18346154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          615                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7779182                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2717109     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1668896     21.45%     56.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1091040     14.03%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809613     10.41%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697144      8.96%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360302      4.63%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       311353      4.00%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57840      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65885      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7779182                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80277     70.60%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17085     15.03%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16347     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11390457     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193855      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1510      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355662      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728495      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13669979                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.724927                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113710                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008318                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35260257                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23257760                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13317721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13783689                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51229                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       682598                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226101                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        848082                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50682                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7406                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17251519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1708670                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       867739                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2125                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227672                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13449354                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1271912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       220625                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1980973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1897016                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            709061                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697087                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13326785                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13317721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8675701                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24509282                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.680477                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.353976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9133101                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11216392                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6035134                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196621                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6931099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2709857     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1914592     27.62%     66.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777886     11.22%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436922      6.30%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358338      5.17%     89.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144495      2.08%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172884      2.49%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86869      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       329256      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6931099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9133101                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11216392                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1667710                       # Number of memory references committed
system.switch_cpus1.commit.loads              1026072                       # Number of loads committed
system.switch_cpus1.commit.membars               1510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1611603                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10106357                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228344                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       329256                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23853369                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35351753                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 145781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9133101                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11216392                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9133101                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867719                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867719                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152447                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152447                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60493341                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18407728                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17462757                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3020                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7924963                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2928354                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2387803                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       197293                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1201048                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1137814                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          313683                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8707                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2923068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16071293                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2928354                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1451497                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3564034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1043400                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        494293                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1442601                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7825165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4261131     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          234877      3.00%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          437343      5.59%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          438686      5.61%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          272070      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218600      2.79%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135167      1.73%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          127039      1.62%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1700252     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7825165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369510                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027933                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3049543                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       488927                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3422632                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21118                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        842944                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       495277                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          781                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19262765                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3385                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        842944                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3272919                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          94837                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        90965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3216283                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       307213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18566468                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127511                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        94106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26095568                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86580009                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86580009                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16079803                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10015765                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3306                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1584                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           859697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1715717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       872830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10904                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       329141                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17496112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13918846                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27776                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5942544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18166245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7825165                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778729                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894892                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2683523     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1692207     21.63%     55.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1137940     14.54%     70.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734650      9.39%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       773019      9.88%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       371875      4.75%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       296456      3.79%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67338      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68157      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7825165                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86480     72.64%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16297     13.69%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16270     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11645335     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186977      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1582      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1346655      9.68%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738297      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13918846                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756329                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119047                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008553                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35809680                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23441855                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13598760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14037893                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44175                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       667629                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208917                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        842944                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49255                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8502                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17499287                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        35187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1715717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       872830                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1584                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       110380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       232113                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13733615                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1284662                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       185231                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2006125                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1948629                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721463                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732956                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13603048                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13598760                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8663411                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24843920                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715940                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348714                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9364588                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11530244                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5969079                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198904                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6982221                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2653539     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1954246     27.99%     65.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       810912     11.61%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       405289      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       403603      5.78%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164658      2.36%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165728      2.37%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87731      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       336515      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6982221                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9364588                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11530244                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1712001                       # Number of memory references committed
system.switch_cpus2.commit.loads              1048088                       # Number of loads committed
system.switch_cpus2.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1664155                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10387913                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       237779                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       336515                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24145029                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35842172                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  99798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9364588                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11530244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9364588                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846269                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846269                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181657                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181657                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61683717                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18900540                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17705059                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7924963                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2891110                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2352405                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193976                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1225583                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1136300                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          296525                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8600                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3191189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15784512                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2891110                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1432825                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3314640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         993670                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        504026                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1559210                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7806317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.491022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4491677     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178355      2.28%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          232266      2.98%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          351253      4.50%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339345      4.35%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          259658      3.33%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152825      1.96%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          231062      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1569876     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7806317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.991746                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3298114                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       493149                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3193546                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25250                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        796256                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       489396                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18878623                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        796256                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3473282                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          94883                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       142167                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3039619                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       260108                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18326697                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112177                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25542532                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85331567                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85331567                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15854821                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9687686                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3845                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2171                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           738899                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1698282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       897907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17628                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       285362                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17031106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13704903                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25515                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5551938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16894827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7806317                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755617                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897482                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2718055     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1713685     21.95%     56.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1104443     14.15%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       755951      9.68%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       707864      9.07%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376456      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       277830      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82501      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69532      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7806317                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66906     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13781     14.24%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16056     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11405241     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193707      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1548      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1352092      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       752315      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13704903                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729333                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96743                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35338380                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22586806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13318144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13801646                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46976                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       652079                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227413                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        796256                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55073                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9140                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17034784                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1698282                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       897907                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227676                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13440582                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1272390                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       264320                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2007595                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1882886                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            735205                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695980                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13321835                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13318144                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8555283                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24022007                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680531                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9285408                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11412360                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5622431                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196936                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7010060                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2705524     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2014163     28.73%     67.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       741417     10.58%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       424302      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353397      5.04%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       172888      2.47%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174211      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74101      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       350057      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7010060                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9285408                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11412360                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1716694                       # Number of memory references committed
system.switch_cpus3.commit.loads              1046200                       # Number of loads committed
system.switch_cpus3.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1636926                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10286595                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232884                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       350057                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23694794                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34866337                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 118646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9285408                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11412360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9285408                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853486                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853486                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171666                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171666                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60479220                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18396237                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17436946                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3096                       # number of misc regfile writes
system.l2.replacements                           4717                       # number of replacements
system.l2.tagsinuse                      32767.932922                       # Cycle average of tags in use
system.l2.total_refs                          1152381                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37485                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.742457                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           642.614867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.918755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    742.004098                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    847.876246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    308.859250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    477.389634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9210.978922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7874.937214                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5453.394438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7155.061526                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022644                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014569                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.281097                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.240324                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.166424                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.218355                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3581                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5028                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3090                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3916                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15615                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5802                       # number of Writeback hits
system.l2.Writeback_hits::total                  5802                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3916                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15615                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3581                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5028                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3090                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3916                       # number of overall hits
system.l2.overall_hits::total                   15615                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1671                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          619                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          919                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4716                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1671                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          919                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4716                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1452                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1671                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          619                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          919                       # number of overall misses
system.l2.overall_misses::total                  4716                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       835795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     91929277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       771015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     98683890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       601617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     38987684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       784129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     54484830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       287078237                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       835795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     91929277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       771015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     98683890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       601617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     38987684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       784129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     54484830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        287078237                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       835795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     91929277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       771015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     98683890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       601617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     38987684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       784129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     54484830                       # number of overall miss cycles
system.l2.overall_miss_latency::total       287078237                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20331                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5802                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5802                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3709                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20331                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3709                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20331                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.288496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.249440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.166891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.190072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.231961                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.288496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.249440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.166891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.190072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231961                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.288496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.249440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.166891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.190072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231961                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 63312.174242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59056.786355                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62984.949919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59287.083787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60873.247880                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 63312.174242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59056.786355                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62984.949919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59287.083787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60873.247880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 63312.174242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59056.786355                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62984.949919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59287.083787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60873.247880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1666                       # number of writebacks
system.l2.writebacks::total                      1666                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1671                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4716                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4716                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       750209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     83492665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       697222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89040800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       521603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     35422660                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       708099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     49158549                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    259791807                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       750209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     83492665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       697222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89040800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       521603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     35422660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       708099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     49158549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    259791807                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       750209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     83492665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       697222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89040800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       521603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     35422660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       708099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     49158549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259791807                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.288496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.166891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.190072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.231961                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.288496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.249440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.166891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.190072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.288496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.249440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.166891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.190072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231961                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 57501.835399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53285.936565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57225.621971                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 53491.348205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55087.321247                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 57501.835399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53285.936565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57225.621971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 53491.348205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55087.321247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 57501.835399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53285.936565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57225.621971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 53491.348205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55087.321247                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.918727                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701488                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.726937                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.918727                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023908                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868459                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669374                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669374                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669374                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1033846                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1033846                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1033846                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1033846                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1033846                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1033846                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669393                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669393                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669393                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669393                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54412.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54412.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54412.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       856752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       856752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       856752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       856752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       856752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       856752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57116.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5033                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936945                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5289                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42340.129514                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.055117                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.944883                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777559                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222441                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068589                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505529                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505529                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16067                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16067                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16067                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16067                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    734011735                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    734011735                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    734011735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    734011735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    734011735                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    734011735                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007707                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007707                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006372                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006372                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006372                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45684.429887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45684.429887                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45684.429887                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45684.429887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45684.429887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45684.429887                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1033                       # number of writebacks
system.cpu0.dcache.writebacks::total             1033                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11034                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11034                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11034                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11034                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5033                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    123128808                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    123128808                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    123128808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    123128808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    123128808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    123128808                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24464.297238                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24464.297238                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24464.297238                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24464.297238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24464.297238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24464.297238                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969258                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088373453                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194301.316532                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969258                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1400039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1400039                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1400039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1400039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1400039                       # number of overall hits
system.cpu1.icache.overall_hits::total        1400039                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1090825                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1090825                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1090825                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1090825                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1090825                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1090825                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1400057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1400057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1400057                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1400057                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1400057                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1400057                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60601.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60601.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60601.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       800015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       800015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       800015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       800015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       800015                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       800015                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61539.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6699                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809114                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6955                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25565.652624                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.174160                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.825840                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867868                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132132                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638618                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2001                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1604919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1604919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1604919                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1604919                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14221                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14221                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14221                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14221                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14221                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    490341839                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    490341839                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    490341839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    490341839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    490341839                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    490341839                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1619140                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1619140                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1619140                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1619140                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014503                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008783                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008783                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008783                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34480.123690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34480.123690                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34480.123690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34480.123690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34480.123690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34480.123690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1692                       # number of writebacks
system.cpu1.dcache.writebacks::total             1692                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7522                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7522                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6699                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6699                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6699                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6699                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6699                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147212843                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147212843                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    147212843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    147212843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    147212843                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    147212843                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006832                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006832                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004137                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21975.346022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21975.346022                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21975.346022                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21975.346022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21975.346022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21975.346022                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958329                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086082269                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345750.041037                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958329                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1442585                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1442585                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1442585                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1442585                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1442585                       # number of overall hits
system.cpu2.icache.overall_hits::total        1442585                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       737997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       737997                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       737997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       737997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       737997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       737997                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1442601                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1442601                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1442601                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1442601                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1442601                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1442601                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46124.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46124.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46124.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       617627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       617627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       617627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       617627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       617627                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       617627                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44116.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3709                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166199891                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3965                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41916.744262                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.007532                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.992468                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855498                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144502                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       979484                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         979484                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       660797                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        660797                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1584                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1584                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1584                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1640281                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1640281                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1640281                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1640281                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9751                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9751                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9751                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9751                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9751                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    338117417                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    338117417                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    338117417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    338117417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    338117417                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    338117417                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       989235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       989235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       660797                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       660797                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1650032                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1650032                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1650032                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1650032                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009857                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005910                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005910                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005910                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005910                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34675.153010                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34675.153010                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34675.153010                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34675.153010                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34675.153010                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34675.153010                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          857                       # number of writebacks
system.cpu2.dcache.writebacks::total              857                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6042                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6042                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6042                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3709                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3709                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3709                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3709                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3709                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3709                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     62983594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     62983594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     62983594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     62983594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     62983594                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     62983594                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002248                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002248                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002248                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002248                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16981.287139                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16981.287139                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16981.287139                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16981.287139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16981.287139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16981.287139                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970315                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086612385                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190750.776210                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970315                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1559190                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1559190                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1559190                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1559190                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1559190                       # number of overall hits
system.cpu3.icache.overall_hits::total        1559190                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1154527                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1154527                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1154527                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1154527                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1154527                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1154527                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1559210                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1559210                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1559210                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1559210                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1559210                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1559210                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57726.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57726.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57726.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       797799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       797799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       797799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       797799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       797799                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       797799                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61369.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4835                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170718695                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5091                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33533.430564                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.374112                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.625888                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884274                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115726                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       967265                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         967265                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       667057                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        667057                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1646                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1634322                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1634322                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1634322                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1634322                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12385                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12385                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12640                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12640                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12640                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12640                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    453154786                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    453154786                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16032508                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16032508                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    469187294                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    469187294                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    469187294                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    469187294                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       979650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       979650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       667312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       667312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1646962                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1646962                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1646962                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1646962                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012642                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012642                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36589.001696                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36589.001696                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62872.580392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62872.580392                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37119.247943                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37119.247943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37119.247943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37119.247943                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2220                       # number of writebacks
system.cpu3.dcache.writebacks::total             2220                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7550                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7550                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7805                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7805                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7805                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7805                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4835                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4835                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4835                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4835                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4835                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4835                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     91703479                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     91703479                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     91703479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     91703479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     91703479                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     91703479                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18966.593382                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18966.593382                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18966.593382                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18966.593382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18966.593382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18966.593382                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
