###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Mar 10 01:13:17 2020
#  Design:            routingCache
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix routingCache_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.802 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.326 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.602 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.870 | 
     | cfg_reg[1] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.802 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.326 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.602 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.870 | 
     | cfg_reg[15] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.602 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.870 | 
     | cfg_reg[18] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.602 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[7] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.602 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[14] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[9] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[4] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.255
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.052 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.162 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[6] | E ^          | EDFQD2   | 0.002 |   1.255 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.414 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.709 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[16] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +----------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.618 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.803 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.974 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.327 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.871 | 
     | cfg_reg[0] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.618 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.618 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.618 | 
     +---------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[12] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.603 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[19] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[3] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +---------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[8] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +---------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[13] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.254
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[17] | E ^          | EDFQD2   | 0.001 |   1.254 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.253
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[5] | E ^          | EDFQD2   | 0.001 |   1.253 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +---------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.253
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.053 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.163 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[10] | E ^          | EDFQD2   | 0.001 |   1.253 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.253
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.054 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.164 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703       | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702       | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701       | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553       | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[2] | E ^          | EDFQD2   | 0.000 |   1.253 |    9.873 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +---------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/E (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.253
= Slack Time                    8.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.619 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.804 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    8.975 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.054 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.164 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.328 | 
     | U703        | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.796 |    9.415 | 
     | U702        | I v -> ZN ^  | CKND1    | 0.189 |   0.985 |    9.604 | 
     | U701        | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.091 |    9.710 | 
     | U553        | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.253 |    9.872 | 
     | cfg_reg[11] | E ^          | EDFQD2   | 0.000 |   1.253 |    9.873 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.619 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.619 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.619 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.619 | 
     +----------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.232
= Slack Time                    8.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.667 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.852 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.023 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.101 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.211 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.376 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.525 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.734 | 
     | U627        | B2 ^ -> ZN v | AOI22D0  | 0.108 |   1.176 |    9.842 | 
     | U624        | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.232 |    9.899 | 
     | cfg_reg[14] | D ^          | EDFQD2   | 0.000 |   1.232 |    9.899 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.667 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.667 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.667 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.667 | 
     +----------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.224
= Slack Time                    8.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.671 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.856 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.027 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.106 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.216 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.380 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.529 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.739 | 
     | U637        | B2 ^ -> ZN v | AOI22D0  | 0.098 |   1.166 |    9.837 | 
     | U634        | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.224 |    9.896 | 
     | cfg_reg[12] | D ^          | EDFQD2   | 0.000 |   1.224 |    9.896 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.671 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.671 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.671 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.671 | 
     +----------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.225
= Slack Time                    8.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.673 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.858 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.029 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.107 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.217 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.382 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.531 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.740 | 
     | U602        | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.168 |    9.840 | 
     | U599        | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.225 |    9.897 | 
     | cfg_reg[19] | D ^          | EDFQD2   | 0.000 |   1.225 |    9.897 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.673 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.673 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.673 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.673 | 
     +----------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.223
= Slack Time                    8.674
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.674 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.859 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.030 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.109 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.219 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.383 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.532 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.742 | 
     | U662       | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.166 |    9.840 | 
     | U659       | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.223 |    9.897 | 
     | cfg_reg[7] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.897 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.674 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.674 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.674 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.674 | 
     +---------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.223
= Slack Time                    8.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.675 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.860 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.031 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.109 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.219 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.384 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.533 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.742 | 
     | U667       | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.167 |    9.842 | 
     | U664       | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.223 |    9.898 | 
     | cfg_reg[6] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.898 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.675 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.675 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.675 | 
     +---------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.222
= Slack Time                    8.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.675 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.860 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.031 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.109 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.219 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.384 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.533 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.742 | 
     | U642        | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.166 |    9.841 | 
     | U639        | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.222 |    9.898 | 
     | cfg_reg[11] | D ^          | EDFQD2   | 0.000 |   1.222 |    9.898 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.675 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.675 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.675 | 
     +----------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.223
= Slack Time                    8.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.675 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.860 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.031 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.109 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.219 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.384 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.533 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.742 | 
     | U617        | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.167 |    9.842 | 
     | U614        | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.223 |    9.898 | 
     | cfg_reg[16] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.898 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.675 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.675 | 
     +----------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.223
= Slack Time                    8.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.676 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.861 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.032 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.110 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.220 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.385 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.534 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.743 | 
     | U657       | B2 ^ -> ZN v | AOI22D0  | 0.102 |   1.170 |    9.845 | 
     | U654       | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.223 |    9.899 | 
     | cfg_reg[8] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.899 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.676 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.676 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.676 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.676 | 
     +---------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.221
= Slack Time                    8.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.676 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.861 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.032 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.111 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.221 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.385 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.535 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.744 | 
     | U672       | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.166 |    9.842 | 
     | U669       | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.221 |    9.897 | 
     | cfg_reg[5] | D ^          | EDFQD2   | 0.000 |   1.221 |    9.897 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.676 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.676 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.676 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.676 | 
     +---------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.221
= Slack Time                    8.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.677 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.862 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.033 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.111 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.222 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.386 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.535 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.745 | 
     | U687       | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.166 |    9.844 | 
     | U684       | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.221 |    9.898 | 
     | cfg_reg[2] | D ^          | EDFQD2   | 0.000 |   1.221 |    9.898 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.677 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.677 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.677 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.677 | 
     +---------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.220
= Slack Time                    8.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.678 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.863 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.034 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.112 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.222 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.387 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.536 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.745 | 
     | U677       | B2 ^ -> ZN v | AOI22D0  | 0.097 |   1.165 |    9.843 | 
     | U674       | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.220 |    9.898 | 
     | cfg_reg[4] | D ^          | EDFQD2   | 0.000 |   1.220 |    9.898 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.678 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.678 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.678 | 
     +---------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.220
= Slack Time                    8.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.678 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.863 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.034 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.112 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.222 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.387 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.536 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.745 | 
     | U622        | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.167 |    9.845 | 
     | U619        | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.220 |    9.899 | 
     | cfg_reg[15] | D ^          | EDFQD2   | 0.000 |   1.220 |    9.899 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.678 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.678 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.678 | 
     +----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.220
= Slack Time                    8.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.678 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.863 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.034 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.113 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.223 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.387 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.536 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.746 | 
     | U632        | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.166 |    9.845 | 
     | U629        | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.220 |    9.899 | 
     | cfg_reg[13] | D ^          | EDFQD2   | 0.000 |   1.220 |    9.899 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.678 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.678 | 
     +----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.220
= Slack Time                    8.679
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.679 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.864 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.035 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.113 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.224 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.388 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.537 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.747 | 
     | U682       | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.167 |    9.846 | 
     | U679       | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.220 |    9.899 | 
     | cfg_reg[3] | D ^          | EDFQD2   | 0.000 |   1.220 |    9.899 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.679 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.679 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.679 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.679 | 
     +---------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.219
= Slack Time                    8.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.680 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.865 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.036 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.114 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.224 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.389 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.538 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.747 | 
     | U647        | B2 ^ -> ZN v | AOI22D0  | 0.097 |   1.164 |    9.844 | 
     | U644        | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.219 |    9.898 | 
     | cfg_reg[10] | D ^          | EDFQD2   | 0.000 |   1.219 |    9.898 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.680 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.680 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.680 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.680 | 
     +----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.217
= Slack Time                    8.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.681 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.866 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.037 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.115 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.225 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.390 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.539 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.748 | 
     | U607        | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.162 |    9.843 | 
     | U604        | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.217 |    9.898 | 
     | cfg_reg[18] | D ^          | EDFQD2   | 0.000 |   1.217 |    9.898 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.681 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.681 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.681 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.681 | 
     +----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.216
= Slack Time                    8.682
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.682 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.867 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.038 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.116 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.226 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.391 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.540 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.749 | 
     | U692       | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.162 |    9.845 | 
     | U689       | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.216 |    9.898 | 
     | cfg_reg[1] | D ^          | EDFQD2   | 0.000 |   1.216 |    9.898 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.682 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.682 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.682 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.682 | 
     +---------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.215
= Slack Time                    8.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.683 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.868 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.039 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.117 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.227 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.392 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.541 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.750 | 
     | U697       | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.162 |    9.845 | 
     | U694       | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.215 |    9.898 | 
     | cfg_reg[0] | D ^          | EDFQD2   | 0.000 |   1.215 |    9.898 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.683 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.683 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.683 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.683 | 
     +---------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.215
= Slack Time                    8.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | tag[10] v    |          |       |   0.000 |    8.684 | 
     | U798        | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.869 | 
     | U794        | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.040 | 
     | U793        | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.118 | 
     | U769        | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.228 | 
     | U735        | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.393 | 
     | U711        | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.542 | 
     | U698        | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.751 | 
     | U612        | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.162 |    9.846 | 
     | U609        | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.215 |    9.899 | 
     | cfg_reg[17] | D ^          | EDFQD2   | 0.000 |   1.215 |    9.899 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.684 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.684 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.684 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.684 | 
     +----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: tag[10]      (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.215
= Slack Time                    8.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | tag[10] v    |          |       |   0.000 |    8.684 | 
     | U798       | C2 v -> ZN ^ | AOI222D0 | 0.185 |   0.185 |    8.869 | 
     | U794       | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.356 |    9.040 | 
     | U793       | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.434 |    9.118 | 
     | U769       | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.544 |    9.229 | 
     | U735       | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.709 |    9.393 | 
     | U711       | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.858 |    9.542 | 
     | U698       | I v -> ZN ^  | CKND1    | 0.209 |   1.067 |    9.752 | 
     | U652       | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.162 |    9.847 | 
     | U649       | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.215 |    9.899 | 
     | cfg_reg[9] | D ^          | EDFQD2   | 0.000 |   1.215 |    9.899 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.684 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.684 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.684 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.684 | 
     +---------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin entry_reg[6][32]/CP 
Endpoint:   entry_reg[6][32]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.871 | 
     | entry_reg[6][32] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][32] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin entry_reg[6][33]/CP 
Endpoint:   entry_reg[6][33]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.871 | 
     | entry_reg[6][33] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][33] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin entry_reg[6][34]/CP 
Endpoint:   entry_reg[6][34]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.871 | 
     | entry_reg[6][34] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][34] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin entry_reg[6][38]/CP 
Endpoint:   entry_reg[6][38]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][38] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][38] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin entry_reg[6][39]/CP 
Endpoint:   entry_reg[6][39]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][39] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][39] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin entry_reg[6][40]/CP 
Endpoint:   entry_reg[6][40]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.929 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][40] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.929 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.929 | 
     | entry_reg[6][40] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.929 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin entry_reg[6][37]/CP 
Endpoint:   entry_reg[6][37]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.930 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.335 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][37] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.930 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.930 | 
     | entry_reg[6][37] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.930 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin entry_reg[6][35]/CP 
Endpoint:   entry_reg[6][35]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.930 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.336 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][35] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.930 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.930 | 
     | entry_reg[6][35] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.930 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin entry_reg[6][36]/CP 
Endpoint:   entry_reg[6][36]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.930 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.336 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][36] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.930 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.930 | 
     | entry_reg[6][36] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.930 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin entry_reg[6][41]/CP 
Endpoint:   entry_reg[6][41]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  0.951
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.930 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.233 |   0.233 |    9.163 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.173 |   0.406 |    9.336 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.116 |   0.522 |    9.452 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.229 |   0.752 |    9.681 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.191 |   0.942 |    9.872 | 
     | entry_reg[6][41] | E ^          | EDFQD1  | 0.009 |   0.951 |    9.881 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.930 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.930 | 
     | entry_reg[6][41] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.930 | 
     +---------------------------------------------------------------------+ 

