#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Aug 24 21:49:24 2024
# Process ID: 299819
# Current directory: /home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/ROMS
# Command line: vivado
# Log file: /home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/ROMS/vivado.log
# Journal file: /home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/ROMS/vivado.jou
# Running On        :tony-beast
# Platform          :Linuxmint
# Operating System  :Linux Mint 21.3
# Processor Detail  :AMD Ryzen 9 7950X3D 16-Core Processor
# CPU Frequency     :400.000 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :66474 MB
# Swap memory       :34358 MB
# Total Virtual     :100833 MB
# Available Virtual :89995 MB
#-----------------------------------------------------------
start_gui
open_project /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name cga_font_bold
set_property -dict [list \
  CONFIG.Coe_File {/home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/TERMINAL/cga_font_bold.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {8} \
] [get_ips cga_font_bold]
generate_target {instantiation_template} [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/cga_font_bold/cga_font_bold.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/cga_font_bold/cga_font_bold.xci]
catch { config_ip_cache -export [get_ips -all cga_font_bold] }
export_ip_user_files -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/cga_font_bold/cga_font_bold.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/cga_font_bold/cga_font_bold.xci] -directory /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/sim_scripts -ip_user_files_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files -ipstatic_source_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/modelsim} {questa=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/questa} {xcelium=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/xcelium} {vcs=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/vcs} {riviera=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dp_ram_2k
set_property -dict [list \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Operating_Mode_B {READ_FIRST} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {8} \
] [get_ips dp_ram_2k]
generate_target {instantiation_template} [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci]
catch { config_ip_cache -export [get_ips -all dp_ram_2k] }
export_ip_user_files -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci] -directory /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/sim_scripts -ip_user_files_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files -ipstatic_source_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/modelsim} {questa=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/questa} {xcelium=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/xcelium} {vcs=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/vcs} {riviera=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_64k
set_property -dict [list \
  CONFIG.Write_Depth_A {65536} \
  CONFIG.Write_Width_A {8} \
] [get_ips ram_64k]
generate_target {instantiation_template} [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/ram_64k/ram_64k.xci]
generate_target all [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/ram_64k/ram_64k.xci]
catch { config_ip_cache -export [get_ips -all ram_64k] }
export_ip_user_files -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/ram_64k/ram_64k.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/ram_64k/ram_64k.xci]
launch_runs ram_64k_synth_1 -jobs 16
wait_on_run ram_64k_synth_1
export_simulation -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/ram_64k/ram_64k.xci] -directory /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/sim_scripts -ip_user_files_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files -ipstatic_source_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/modelsim} {questa=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/questa} {xcelium=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/xcelium} {vcs=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/vcs} {riviera=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Enable_B {Always_Enabled} [get_ips dp_ram_2k]
generate_target all [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci]
catch { config_ip_cache -export [get_ips -all dp_ram_2k] }
export_ip_user_files -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.srcs/sources_1/ip/dp_ram_2k/dp_ram_2k.xci] -directory /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/sim_scripts -ip_user_files_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files -ipstatic_source_dir /home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/modelsim} {questa=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/questa} {xcelium=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/xcelium} {vcs=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/vcs} {riviera=/home/tony/Source/mega65/sharp-mz-mega65/CORE/CORE-R6.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property file_type {VHDL 2008} [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/TERMINAL/SBCTextDisplayRGB.vhd]
set_property file_type {VHDL 2008} [get_files  /home/tony/Source/mega65/sharp-mz-mega65/CORE/vhdl/Microcomputer/Microcomputer.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
