/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_mmrs_h.h
 * FILE: ar_pi_mmrs_h.h
 * Created by v2h.c on Wed Oct  8 14:39:02 2014
 ******************************************************************************/

#ifndef _AR_PI_MMRS_H_H_
#define _AR_PI_MMRS_H_H_

#ifdef __GNUC__
#define _unused __attribute__((unused))
#else
#define _unused
#endif

#ifndef _GENERIC_MMRD_T_
#define _GENERIC_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint64_t _mask;		/* Field bit mask */
} generic_mmrd_t;
#endif

#ifndef _ERRCAT_MMRD_T_
#define _ERRCAT_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint32_t _ec;		/* Field error category */
} errcat_mmrd_t;
#endif

#ifndef _GENERIC_MMR_T_
#define _GENERIC_MMR_T_
typedef struct {
	char* _name;		/* MMR name */
	uint64_t _addr;		/* MMR address */
	int _size;		/* Size in bytes of MMR */
	int _depth;		/* Number of MMR instances */
	const generic_mmrd_t *_info;	/* MMR detail */
} generic_mmr_t;
#endif

static const generic_mmr_t* _ar_pi_mmrs[] _unused;	/* PI Array */

/*
 *  AR PI MMR DETAIL DECLARATIONS
 */
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_detail[] = {
    { "WARM_RESET_SG1_2", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK },
    { "MSIX_ENABLE_CCLK", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK },
    { "MSIX_MASK_CCLK", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK },
    { "R_Q_MMR_MBE", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK },
    { "N1B0_141", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK },
    { "R_Q_MSIX_MSG_FIFO_OV", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK },
    { "MSIX_TABLE_INIT", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK },
    { "IRQ_MSIX_TABLE_RD_BUSY", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK },
    { "MMR_MSIX_TABLE_WRITE_DSCRD", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK },
    { "IRQ_MSIX_TABLE_REQ", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK },
    { "IRQ_STS_WRITE", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK },
    { "IRQ_STS_READ", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK },
    { "MSIX_PBA_WRITE", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK },
    { "MSIX_PBA_READ", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK },
    { "R_Q_MSIX_TABLE_MBE", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK },
    { "R_Q_MSIX_TABLE_SBE", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_detail[] = {
    { "MSIX_PBA", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii_detail[] = {
    { "IRQ_SG0", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_BP, AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_detail[] = {
    { "MMR_MSIX_TABLE_WRITE", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK },
    { "MMR_MSIX_TABLE_READ", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK },
    { "MSIX_TABLE_RE", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK },
    { "MSIX_TABLE_WE", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK },
    { "MSIX_TABLE_RD_ADDR", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK },
    { "MSIX_TABLE_WR_ADDR", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_detail[] = {
    { "MSIX_TABLE_WR_DATA", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii_detail[] = {
    { "IRQ_REQ", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_BP, AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_detail[] = {
    { "WARM_RESET_SG1_2", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK },
    { "MSIX_ENABLE_CCLK", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK },
    { "MSIX_MASK_CCLK", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK },
    { "R_Q_MMR_MBE", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK },
    { "N1B0_141", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK },
    { "R_Q_MSIX_MSG_FIFO_OV", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK },
    { "MSIX_TABLE_INIT", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK },
    { "IRQ_MSIX_TABLE_RD_BUSY", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK },
    { "MMR_MSIX_TABLE_WRITE_DSCRD", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK },
    { "IRQ_MSIX_TABLE_REQ", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK },
    { "IRQ_STS_WRITE", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK },
    { "IRQ_STS_READ", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK },
    { "MSIX_PBA_WRITE", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK },
    { "MSIX_PBA_READ", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK },
    { "R_Q_MSIX_TABLE_MBE", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK },
    { "R_Q_MSIX_TABLE_SBE", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_detail[] = {
    { "N32B0_96", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK },
    { "MSIX_PBA", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_SG0", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_BP, AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_detail[] = {
    { "WARM_RESET_SG1_2", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK },
    { "MSIX_ENABLE_CCLK", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK },
    { "MSIX_MASK_CCLK", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK },
    { "R_Q_MMR_MBE", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK },
    { "N1B0_141", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK },
    { "R_Q_MSIX_MSG_FIFO_OV", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK },
    { "MSIX_TABLE_INIT", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK },
    { "IRQ_MSIX_TABLE_RD_BUSY", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK },
    { "MMR_MSIX_TABLE_WRITE_DSCRD", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK },
    { "IRQ_MSIX_TABLE_REQ", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK },
    { "IRQ_STS_WRITE", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK },
    { "IRQ_STS_READ", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK },
    { "MSIX_PBA_WRITE", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK },
    { "MSIX_PBA_READ", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK },
    { "R_Q_MSIX_TABLE_MBE", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK },
    { "R_Q_MSIX_TABLE_SBE", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_detail[] = {
    { "N32B0_96", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK },
    { "MSIX_PBA", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_SG0", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_BP, AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_detail[] = {
    { "WARM_RESET_SG1_2", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK },
    { "MSIX_ENABLE_CCLK", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK },
    { "MSIX_MASK_CCLK", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK },
    { "R_Q_MMR_MBE", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK },
    { "N1B0_141", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK },
    { "R_Q_MSIX_MSG_FIFO_OV", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK },
    { "MSIX_TABLE_INIT", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK },
    { "IRQ_MSIX_TABLE_RD_BUSY", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK },
    { "MMR_MSIX_TABLE_WRITE_DSCRD", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK },
    { "IRQ_MSIX_TABLE_REQ", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK },
    { "IRQ_STS_WRITE", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK },
    { "IRQ_STS_READ", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK },
    { "MSIX_PBA_WRITE", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK },
    { "MSIX_PBA_READ", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK },
    { "R_Q_MSIX_TABLE_MBE", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK },
    { "R_Q_MSIX_TABLE_SBE", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_detail[] = {
    { "N32B0_96", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK },
    { "MSIX_PBA", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_SG0", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_BP, AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_detail[] = {
    { "MMR_MSIX_TABLE_WRITE", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK },
    { "MMR_MSIX_TABLE_READ", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK },
    { "MSIX_TABLE_RE", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK },
    { "MSIX_TABLE_WE", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK },
    { "N1B0_139", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK },
    { "MSIX_TABLE_RD_ADDR", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK },
    { "N1B0_133", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK },
    { "MSIX_TABLE_WR_ADDR", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_detail[] = {
    { "MSIX_TABLE_WR_DATA", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_REQ", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_BP, AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_detail[] = {
    { "MMR_MSIX_TABLE_WRITE", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK },
    { "MMR_MSIX_TABLE_READ", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK },
    { "MSIX_TABLE_RE", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK },
    { "MSIX_TABLE_WE", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK },
    { "N1B0_139", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK },
    { "MSIX_TABLE_RD_ADDR", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK },
    { "N1B0_133", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK },
    { "MSIX_TABLE_WR_ADDR", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_detail[] = {
    { "MSIX_TABLE_WR_DATA", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_REQ", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_BP, AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_detail[] = {
    { "MMR_MSIX_TABLE_WRITE", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK },
    { "MMR_MSIX_TABLE_READ", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK },
    { "MSIX_TABLE_RE", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK },
    { "MSIX_TABLE_WE", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK },
    { "N1B0_139", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK },
    { "MSIX_TABLE_RD_ADDR", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK },
    { "N1B0_133", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK },
    { "MSIX_TABLE_WR_ADDR", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_detail[] = {
    { "MSIX_TABLE_WR_DATA", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii_detail[] = {
    { "N32B0_32", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK },
    { "IRQ_REQ", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_BP, AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_detail[] = {
    { "N37B0_109", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_detail[] = {
    { "N37B0_109", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK },
    { "R_Q_PII_MMR_MBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK },
    { "F3_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK },
    { "F2_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK },
    { "F1_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK },
    { "F0_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK },
    { "F3_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK },
    { "F2_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK },
    { "F1_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK },
    { "F0_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK },
    { "R_Q_PII_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK },
    { "R_Q_PII_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK },
    { "I_MMR_PII_RD_REQUEST", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK },
    { "I_MMR_PII_WR_REQUEST", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK },
    { "N2B0_94", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK },
    { "I_MMR_PII_ADDR", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK },
    { "I_MMR_PII_WR_BYTE_MASK", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii_detail[] = {
    { "R_Q_PII_MMR_READ_DATA", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_BP, AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_detail[] = {
    { "N37B0_109", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_detail[] = {
    { "N37B0_109", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK },
    { "R_Q_PII_MMR_MBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK },
    { "F3_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK },
    { "F2_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK },
    { "F1_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK },
    { "F0_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK },
    { "F3_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK },
    { "F2_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK },
    { "F1_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK },
    { "F0_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK },
    { "R_Q_PII_MMR_READ_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK },
    { "R_Q_PII_MMR_WRITE_STROBE", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK },
    { "I_MMR_PII_RD_REQUEST", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK },
    { "I_MMR_PII_WR_REQUEST", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK },
    { "N2B0_94", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK },
    { "I_MMR_PII_ADDR", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK },
    { "I_MMR_PII_WR_BYTE_MASK", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii_detail[] = {
    { "R_Q_PII_MMR_WRITE_DATA", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_BP, AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_detail[] = {
    { "WARM_RESET_PCLK_SG1_1", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK },
    { "N89B0_56", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_detail[] = {
    { "N89B0_56", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii_detail[] = {
    { "N89B0_56", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK },
    { "I_HAL_PI_FUNCTION_STATUS", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK },
    { "N3B0_37", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK },
    { "R_Q_MSIX_MSG_DISCARD", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK },
    { "R_Q_MSIX_MSG_ABORTED", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK },
    { "I_MSIX_TPH_ENABLE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK },
    { "I_HAL_PI_MSIX_MSG_SENT", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK },
    { "I_HAL_PI_MSIX_MSG_ABORTED", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK },
    { "R_Q_F3_MSIX_MSG_FIFO_RE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK },
    { "R_Q_F2_MSIX_MSG_FIFO_RE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK },
    { "R_Q_F1_MSIX_MSG_FIFO_RE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK },
    { "R_Q_F0_MSIX_MSG_FIFO_RE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK },
    { "I_F3_MSIX_MSG_FIFO_UN", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK },
    { "I_F2_MSIX_MSG_FIFO_UN", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK },
    { "I_F1_MSIX_MSG_FIFO_UN", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK },
    { "I_F0_MSIX_MSG_FIFO_UN", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK },
    { "I_F3_MSIX_MSG_FIFO_MT", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK },
    { "I_F2_MSIX_MSG_FIFO_MT", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK },
    { "I_F1_MSIX_MSG_FIFO_MT", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK },
    { "I_F0_MSIX_MSG_FIFO_MT", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK },
    { "MSIX_MUX_STATE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK },
    { "R_Q_MSIX_MSG_FIFO_SBE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK },
    { "R_Q_MSIX_MSG_FIFO_MBE", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_BP, AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_detail[] = {
    { "R_Q_PI_HAL_MSIX_MSG_VALID", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK },
    { "N21B0_124", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_detail[] = {
    { "N21B0_124", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK },
    { "I_HAL_PI_MSIX_MSG_SENT", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK },
    { "I_HAL_PI_MSIX_MSG_ABORTED", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK },
    { "R_Q_MSIX_MSG_DISCARD", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK },
    { "R_Q_MSIX_MSG_ABORTED", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK },
    { "N1B0_119", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK },
    { "R_Q_PI_HAL_MSIX_TPH_PRESENT", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK },
    { "R_Q_PI_HAL_MSIX_TPH_TYPE", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK },
    { "N3B0_113", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK },
    { "R_Q_PI_HAL_MSIX_TPH_ST_TAG", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK },
    { "R_Q_PI_HAL_MSIX_FUNCTION_NUM", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK },
    { "R_Q_PI_HAL_MSIX_MSG_DATA", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii_detail[] = {
    { "R_Q_PI_HAL_MSIX_MSG_ADDR", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_BP, AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_detail[] = {
    { "N133B0_13", AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_detail[] = {
    { "N133B0_13", AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii_detail[] = {
    { "N133B0_13", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK },
    { "I_IN_BAND_IRQ_VALID", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK },
    { "N1B0_11", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK },
    { "I_IN_BAND_FUNC", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK },
    { "N3B0_5", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK },
    { "I_IN_BAND_IRQ_ENC", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_BP, AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_detail[] = {
    { "N46B0_100", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_detail[] = {
    { "N46B0_100", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK },
    { "R_Q_PII_PCLK_MMR_READ_STROBE", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK },
    { "R_Q_PII_PCLK_MMR_WRITE_STROBE", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK },
    { "I_PCLK_MMR_PII_RD_REQUEST", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK },
    { "I_PCLK_MMR_PII_WR_REQUEST", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK },
    { "N2B0_94", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK },
    { "I_PCLK_MMR_PII_ADDR", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK },
    { "N8B0_64", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii_detail[] = {
    { "R_Q_PII_PCLK_MMR_READ_DATA", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_BP, AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_detail[] = {
    { "Q_NIC_PI_REQ_SB_3TAIL", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK },
    { "Q_NIC_PI_REQ_SB_2_0VALID", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK },
    { "N5H0_151", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK },
    { "R_Q_PI_NIC_REQ_ACK2", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK },
    { "R_Q_PI_NIC_REQ_ACK1", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK },
    { "R_Q_PI_NIC_REQ_ACK0", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK },
    { "Q_NIC_PI_REQ_SB_3_0", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK },
    { "Q_NIC_PI_REQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_detail[] = {
    { "Q_NIC_PI_REQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi_detail[] = {
    { "Q_NIC_PI_REQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_detail[] = {
    { "Q_REQ_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK },
    { "I_TCG_HLD", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK },
    { "I_IRSP_BP", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK },
    { "I_PTC_FULL_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK },
    { "R_NREQ_VC_1_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK },
    { "R_NREQ_VAL", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK },
    { "R_NREQ_SB_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK },
    { "R_NREQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_detail[] = {
    { "R_NREQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi_detail[] = {
    { "R_NREQ_FLIT_143_0", AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_detail[] = {
    { "N138H0_20", AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_detail[] = {
    { "N138H0_20", AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi_detail[] = {
    { "N138H0_20", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK },
    { "Q_NIC_REQ_VAL", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK },
    { "Q_PKT_TAIL", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK },
    { "Q_LAST_1_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK },
    { "Q_REN_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK },
    { "R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK },
    { "R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK },
    { "Q_NIC_PI_REQ_SB_3_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK },
    { "C_NREQ_FIFO_VAL_2_0", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_BP, AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_detail[] = {
    { "Q_HLD_ILL_REQ", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK },
    { "Q_POISON_HLD", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK },
    { "Q_MERR_HLD", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK },
    { "Q_PRIOR_DATA_ERR", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK },
    { "Q_FSTATE_2_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK },
    { "Q_NVC_SG0_1_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK },
    { "Q_HDR_SG0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK },
    { "Q_VAL_SG0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK },
    { "Q_SB_SG0_2_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK },
    { "Q_FLIT_SG0_143_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_detail[] = {
    { "Q_FLIT_SG0_143_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi_detail[] = {
    { "Q_FLIT_SG0_143_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_detail[] = {
    { "Q_REQ_RR", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK },
    { "R_Q_MORB_WR_INDEX_7_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK },
    { "Q_IRSP_WR_VALID", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK },
    { "Q_MORB_WR_VALID", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK },
    { "Q_TPH_PRESENT", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK },
    { "Q_REQ_ATTR_2_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK },
    { "Q_TPH_TYPE_1_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK },
    { "Q_TPH_ST_TAG_8_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK },
    { "Q_REQ_VC_1_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK },
    { "Q_REQ_TAIL", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK },
    { "Q_HAL_STAGE_VALID", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_detail[] = {
    { "Q_HAL_STAGE_127_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi_detail[] = {
    { "Q_HAL_STAGE_127_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_detail[] = {
    { "R_REQ_MEOPTAIL", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK },
    { "R_REQ_VALIDVALID", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK },
    { "R_REQ_IRQ", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK },
    { "R_REQ_MEOP", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK },
    { "R_REQ_MERR", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK },
    { "R_REQ_POISON", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK },
    { "R_REQ_VC_1_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK },
    { "R_REQ_ATTR_2_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK },
    { "R_REQ_TPH_PRESENT", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK },
    { "R_REQ_TPH_TYPE_1_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK },
    { "R_REQ_MBYTE_VALID_15_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_detail[] = {
    { "R_REQ_MDATA_127_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi_detail[] = {
    { "R_REQ_MDATA_127_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_detail[] = {
    { "R_REQ_MEOPTAIL", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK },
    { "R_REQ_VALIDVALID", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK },
    { "R_REQ_IRQ", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK },
    { "R_REQ_MEOP", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK },
    { "R_REQ_MERR", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK },
    { "R_REQ_ST_TAG_8_0", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK },
    { "R_REQ_MBYTE_VALID_31_16", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_detail[] = {
    { "R_REQ_MDATA_255_128", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi_detail[] = {
    { "R_REQ_MDATA_255_128", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_BP, AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_detail[] = {
    { "Q_PI_NIC_RSP_SB_1_0TAILVALID", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK },
    { "N1B0_155", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK },
    { "Q_NIC_CREDITS_USED_7_0", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK },
    { "Q_RSP_ACK", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK },
    { "Q_PI_NIC_RSP_SB_1_0", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK },
    { "Q_PI_NIC_RSP_FLIT_143_0", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_detail[] = {
    { "Q_PI_NIC_RSP_FLIT_143_0", AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi_detail[] = {
    { "Q_PI_NIC_RSP_FLIT_143_0", AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_detail[] = {
    { "N3H0_155", AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK },
    { "Q_NIC_CREDITS_USED_7_0", AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK },
    { "Q_RSP_ACK", AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK },
    { "N110H0_36", AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_detail[] = {
    { "N110H0_36", AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi_detail[] = {
    { "N110H0_36", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK },
    { "Q_PIP", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK },
    { "Q_NRSP_HIGH_MARK", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK },
    { "R_Q_NRSP_BP", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK },
    { "R_Q_IRSP_BP", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK },
    { "Q_IRSP_LAST", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK },
    { "C_NRSP_VLD", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK },
    { "C_IRSP_VLD", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK },
    { "Q_NRSP_CNT_4_0", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK },
    { "Q_IRSP_CNT_3_0", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK },
    { "C_IRSP_DOUT_19_0", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_BP, AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_detail[] = {
    { "C_PREQ_OUT_A_PI_PMI_PREQ_MEOP", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK },
    { "C_PREQ_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK },
    { "C_SEQ_NUM_3_0", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK },
    { "C_IRQ_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK },
    { "C_RD_ADV", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_ATTR", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK },
    { "C_HAL_WRT_ERROR", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK },
    { "N1B0_145", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK },
    { "C_LM_MBYTE_VAL_15_0", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_detail[] = {
    { "C_HAL_MDATA_127_0", AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi_detail[] = {
    { "C_HAL_MDATA_127_0", AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_detail[] = {
    { "C_PREQ_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK },
    { "C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK },
    { "C_LM_MBYTE_VAL_31_16", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_detail[] = {
    { "C_HAL_MDATA_255_128", AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi_detail[] = {
    { "C_HAL_MDATA_255_128", AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_detail[] = {
    { "C_PREQ_OUT_A_PI_PMI_PREQ_MEOP", AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK },
    { "C_PREQ_VAL", AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK },
    { "N30H0_126", AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_detail[] = {
    { "N30H0_126", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK },
    { "C_HAL_MPARITY_31_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK },
    { "C_PHDR_GRANT", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK },
    { "C_PDATA_GRANT_2_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK },
    { "C_NPHDR_GRANT", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK },
    { "C_NPDATA_GRANT_2_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK },
    { "Q_PIP", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK },
    { "Q_REN_2_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK },
    { "Q_LAST_1_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK },
    { "Q_NPHDR_CNT_7_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK },
    { "Q_NPDATA_CNT_11_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi_detail[] = {
    { "Q_NPDATA_CNT_11_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK },
    { "Q_PHDR_CNT_7_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK },
    { "Q_PDATA_CNT_11_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK },
    { "Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK },
    { "Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK },
    { "Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK },
    { "Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP, AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_detail[] = {
    { "C_MORB_DOUT_11_0", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_BP, AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK },
    { "R_RSP_SB_1_0", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_BP, AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK },
    { "R_RSP_FLIT_143_0", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_BP, AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_detail[] = {
    { "R_RSP_FLIT_143_0", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_BP, AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi_detail[] = {
    { "R_RSP_FLIT_143_0", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_BP, AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_detail[] = {
    { "Q_HAL_EOPCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK },
    { "Q_HAL_VALIDCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK },
    { "C_PRSP_WRT", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK },
    { "C_PRSP_WRTE", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK },
    { "N3H0_151", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK },
    { "Q_PE_ERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK },
    { "Q_RSP_MERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK },
    { "Q_HAL_READY", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK },
    { "Q_HAL_VALID", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK },
    { "Q_HAL_SOP", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK },
    { "Q_HAL_EOP", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK },
    { "Q_HAL_ERROR", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK },
    { "Q_HAL_BVALID_15_0", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_detail[] = {
    { "Q_HAL_DATA_127_0", AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi_detail[] = {
    { "Q_HAL_DATA_127_0", AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_detail[] = {
    { "Q_HAL_EOPCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK },
    { "Q_HAL_VALIDCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK },
    { "C_PRSP_WRT", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK },
    { "C_PRSP_WRTE", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK },
    { "N3H0_151", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK },
    { "Q_PE_ERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK },
    { "Q_RSP_MERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK },
    { "Q_HAL_READY", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK },
    { "Q_HAL_VALID", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK },
    { "Q_HAL_SOP", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK },
    { "Q_HAL_EOP", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK },
    { "Q_HAL_ERROR", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK },
    { "Q_HAL_BVALID_31_16", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_detail[] = {
    { "Q_HAL_DATA_255_128", AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi_detail[] = {
    { "Q_HAL_DATA_255_128", AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_detail[] = {
    { "Q_HAL_EOPCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK },
    { "Q_HAL_VALIDCOPY", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK },
    { "C_PRSP_WRT", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK },
    { "C_PRSP_WRTE", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK },
    { "C_RSP_MERR", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK },
    { "C_DROP_PKT_P", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK },
    { "C_HAL_COMPL_PE_P", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK },
    { "C_HAL_COMPL_PE_RSP_P", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK },
    { "Q_PE_ERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK },
    { "Q_RSP_MERR_HLD", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK },
    { "Q_HAL_READY", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK },
    { "Q_HAL_VALID", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK },
    { "Q_HAL_SOP", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK },
    { "Q_HAL_EOP", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK },
    { "Q_HAL_ERROR", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK },
    { "N79H0_64", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_detail[] = {
    { "N79H0_64", AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi_detail[] = {
    { "C_HAL_PE_31_0", AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK },
    { "Q_HAL_PAR_31_0", AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_BP, AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_detail[] = {
    { "R_Q_PRSP_EOPTAIL", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK },
    { "R_Q_PRSP_DVALVALID", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK },
    { "N4H0_152", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK },
    { "Q_PRSP_EMPTY", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK },
    { "Q_DROP_PKT_HLD", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK },
    { "Q_DATA_SEL", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK },
    { "R_Q_PRSP_DVAL", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK },
    { "R_Q_PRSP_SOP", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK },
    { "R_Q_PRSP_EOP", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK },
    { "R_Q_PRSP_MBE", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK },
    { "R_Q_PRSP_DATA_ERROR", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK },
    { "Q_PRSP_BVALID_15_0", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_detail[] = {
    { "R_Q_PRSP_DOUT_127_0", AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi_detail[] = {
    { "R_Q_PRSP_DOUT_127_0", AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_detail[] = {
    { "N81H0_77", AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_detail[] = {
    { "N81H0_77", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK },
    { "Q_SCRUB_TID", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK },
    { "Q_SCRUB", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK },
    { "Q_PRE_CNT_2_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK },
    { "Q_SCRUB_CNT_7_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi_detail[] = {
    { "Q_TO_CNT_31_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK },
    { "N12H0_20", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK },
    { "R_Q_FREE_TID_VAL", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK },
    { "R_Q_FREE_FUNC_ID_2_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK },
    { "R_Q_FREE_TID_7_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK },
    { "R_MORB_RD_INDEX_7_0", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_BP, AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_detail[] = {
    { "N23H0_135", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK },
    { "I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK },
    { "I_PMI_ERR_FLG_NREQ_HDR_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK },
    { "I_PMI_ERR_FLG_NREQ_LSTATUS_ERR", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK },
    { "I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK },
    { "I_PMI_ERR_FLG_NREQ_SB_DATA_ERR", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK },
    { "I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_detail[] = {
    { "I_PMI_ERR_FLG_NREQ_SB_HDR_ERR", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK },
    { "I_PMI_ERR_FLG_NREQ_SB_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK },
    { "I_PMI_ERR_FLG_NRSP_SB_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK },
    { "I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK },
    { "I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK },
    { "I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK },
    { "I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK },
    { "I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK },
    { "I_PMI_ERR_FLG_ILLEGAL_CMD", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK },
    { "I_PMI_ERR_FLG_ILLEGAL_CMD_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK },
    { "I_PMI_ERR_FLG_ILLEGAL_CNTBM", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK },
    { "I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK },
    { "I_PMI_ERR_FLG_PREQ_WRT_ERROR", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK },
    { "I_PMI_ERR_FLG_TID_ALLOC_ERR", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK },
    { "I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_CA_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_INVTAG", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_PE_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "I_PMI_ERR_FLG_HAL_COMPL_UR_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK },
    { "I_PMI_ERR_FLG_IRSP_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK },
    { "I_PMI_ERR_FLG_LAST_COMPL_ERR", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK },
    { "I_PMI_ERR_FLG_MORB_PE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK },
    { "I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK },
    { "I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK },
    { "I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK },
    { "I_PMI_FIFO_ERR_FLG_PRSP_SBE", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK },
    { "N16H0_64", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi_detail[] = {
    { "I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK },
    { "I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK },
    { "I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK },
    { "I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK },
    { "I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK },
    { "I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK },
    { "I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK },
    { "I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_BP, AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_detail[] = {
    { "N40H0_118", AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_detail[] = {
    { "N40H0_118", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK },
    { "I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi_detail[] = {
    { "I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK },
    { "I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK },
    { "I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_BP, AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_detail[] = {
    { "R_Q_PI_NIC_REQ_SB", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_BP, AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK },
    { "R_Q_PI_NIC_REQ_FLIT", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP, AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_detail[] = {
    { "R_Q_PI_NIC_REQ_FLIT", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP, AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti_detail[] = {
    { "R_Q_PI_NIC_REQ_FLIT", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP, AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK },
    { "IFIFOC_RE", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK },
    { "IFIFOC_RE", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP, AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_detail[] = {
    { "N9B0_137", AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK },
    { "PI_NIC_CRD_USED", AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK },
    { "N3B0_129", AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK },
    { "PI_NIC_CRD_MAX_SG0", AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_detail[] = {
    { "PI_NIC_CRD_MAX_SG0", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK },
    { "N2B0_122", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK },
    { "PI_NIC_CRD_LIMIT", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK },
    { "PI_NIC_HDR_CNT_BM_Q", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK },
    { "N2B0_110", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK },
    { "PI_NIC_QW_DCNT_INC", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK },
    { "N2B0_106", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK },
    { "PI_NIC_BYTE_DCNT_INC", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK },
    { "N1B0_103", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK },
    { "PI_NIC_RDY", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK },
    { "NIC_PI_REQ_ACK_SG0", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK },
    { "PI_NIC_REQ_SG0", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK },
    { "PI_NIC_HDR_BYTE_WRITE_Q", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK },
    { "PI_NIC_POISON", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK },
    { "PI_NIC_BYTE_WRITE", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK },
    { "PI_NIC_REQ", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK },
    { "N1B0_95", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK },
    { "PI_NIC_DATA_SEL", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK },
    { "N1B0_91", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK },
    { "PI_NIC_DATA_SEL_INC", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK },
    { "N3B0_85", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK },
    { "PI_NIC_STALLED", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK },
    { "PI_NIC_CNT", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK },
    { "PI_NIC_BM", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK },
    { "N3B0_73", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK },
    { "PI_NIC_STATE", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK },
    { "IFIFO_RE", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK },
    { "IFIFO_MT", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK },
    { "IFIFO_ALMOST_MT", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK },
    { "IFIFO_UN", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti_detail[] = {
    { "IFIFOC_TAIL_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK },
    { "IFIFOC_HAL_PKT_ATTR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK },
    { "IFIFOC_POISONED", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK },
    { "IFIFOC_HAL_PKT_BAR_APERTURE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK },
    { "IFIFOC_HAL_PKT_WR_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK },
    { "IFIFOC_HAL_PKT_WR_EOP", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK },
    { "IFIFOC_HAL_PKT_WR_DATA_VALID", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK },
    { "IFIFOC_RE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_RDY", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK },
    { "IFIFOC_MT", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK },
    { "IFIFOC_ALMOST_MT", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK },
    { "IFIFOC_UN", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK },
    { "IFIFOC_MBE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK },
    { "IFIFOC_SBE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK },
    { "XLAT_FATAL_ERROR_HALT", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK },
    { "2NB0_37", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK },
    { "XLAT_BYTES_REMAINING", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK },
    { "HAL_PKT_DATA_EN", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK },
    { "XLAT_REQ_RX_PKT_INC", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK },
    { "XLAT_PKT_DISCARD", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK },
    { "XLAT_HDR_MBE_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK },
    { "XLAT_DATA_MBE_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK },
    { "XLAT_HDR_POISONED_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK },
    { "XLAT_DATA_POISONED_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK },
    { "XLAT_UNSUPPORTED_REQ", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK },
    { "XLAT_HAL_WR_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK },
    { "XLAT_ZERO_LENGTH_WRITE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK },
    { "XLAT_REQ_TX_PKT_INC", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK },
    { "XLAT_BYTE_WRITE_ERROR", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK },
    { "WARM_RESET_SG1_5", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK },
    { "XLAT_STATE", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_BP, AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_detail[] = {
    { "IFIFO_VLD", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK },
    { "IFIFO_RE", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK },
    { "IFIFO_OUT", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_detail[] = {
    { "IFIFO_OUT", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK },
    { "N3B0_73", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK },
    { "LB_FLIT_ERROR", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK },
    { "IFIFO_DSEL", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK },
    { "IFIFO_UN", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK },
    { "IFIFO_OV", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK },
    { "IFIFO_WE", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK },
    { "IFIFO_IN", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti_detail[] = {
    { "IFIFO_IN", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_BP, AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK },
    { "OFIFO_WE", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK },
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK },
    { "OFIFO_WE", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK },
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti_detail[] = {
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP, AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_detail[] = {
    { "IFIFO_OUT_CMD", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK },
    { "IFIFO_OUT_DATA_47_0", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_detail[] = {
    { "IFIFO_OUT_DATA_47_0", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK },
    { "IFIFO_OV", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK },
    { "IFIFO_UN", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK },
    { "IFIFO_OUT_STS", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK },
    { "N2B0_90", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK },
    { "LB_FLIT_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK },
    { "IFIFO_DSEL", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK },
    { "IFIFO_WE", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK },
    { "IFIFO_RE", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK },
    { "IFIFO_VLD", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK },
    { "IFIFO_RDY", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK },
    { "N3B0_81", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK },
    { "I_ORF_SYNC_ERROR_ACK", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK },
    { "R_Q_ORF_SYNC_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK },
    { "R_Q_ORF_RE", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK },
    { "ORF_RDY", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK },
    { "I_ORF_VLD", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK },
    { "N1B0_75", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK },
    { "ORF_LB_REQ_COUNT", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti_detail[] = {
    { "N1B0_63", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK },
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK },
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK },
    { "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK },
    { "OFIFO_IN_SEL_SG0", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK },
    { "OFIFO_OV", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK },
    { "OFIFO_ALMOST_FULL", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK },
    { "OFIFO_WE", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK },
    { "N3B0_53", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK },
    { "XLAT_BYTES_REMAINING", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK },
    { "N3B0_37", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK },
    { "XLAT_HDR_BYTES", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK },
    { "N1B0_31", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK },
    { "XLAT_LB_REQ_COUNT", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK },
    { "N1B0_19", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK },
    { "PI_HAL_STALLED", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK },
    { "XLAT_SYNC_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK },
    { "XLAT_WRITE_RSP_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK },
    { "XLAT_RSP_TX_PKT_INC", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK },
    { "XLAT_RSP_RX_PKT_INC", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK },
    { "XLAT_RSP_TX_ABORT_INC", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK },
    { "XLAT_RSP_TX_UR_INC", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK },
    { "XLAT_RSP_TX_CMPL_ERROR", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK },
    { "XLAT_UNSUPPORTED_REQ", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK },
    { "XLAT_COMPLETER_ABORT", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK },
    { "WARM_RESET_SG1_5", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK },
    { "XLAT_STATE", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_BP, AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_detail[] = {
    { "N74B0_72", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_detail[] = {
    { "N74B0_72", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK },
    { "LB_OUTSTANDING_REQ_CNT", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK },
    { "PI_LB_DATA_EN", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK },
    { "PI_LB_BUSY", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK },
    { "LB_OUTSTANDING_REQ_MAX", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK },
    { "LB_PI_REQ_ACK_SG0", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti_detail[] = {
    { "R_Q_PI_LB_REQ_DATA", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_BP, AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK },
    { "IFIFOC_RE", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK },
    { "IFIFOC_RE", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti_detail[] = {
    { "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP, AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_detail[] = {
    { "N2B0_144", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK },
    { "FUNC_STS_SG0", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_detail[] = {
    { "N30B0_98", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK },
    { "PI_LB_CMD", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK },
    { "N1B0_95", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK },
    { "PI_LB_DATA_MUX_SEL", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK },
    { "N1B0_91", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK },
    { "PI_LB_BE_CLR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK },
    { "PI_LB_DATA_EN", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK },
    { "PI_LB_REQ", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK },
    { "LB_OUTSTANDING_REQ_CNT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK },
    { "LB_PI_REQ_ACK_SG0", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK },
    { "LB_OUTSTANDING_REQ_MAX", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK },
    { "PI_LB_BUSY", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK },
    { "PI_LB_STALLED", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK },
    { "I_ORF_SYNC_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK },
    { "R_Q_ORF_SYNC_ERROR_ACK", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK },
    { "PI_ORF_STALLED", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK },
    { "I_ORF_RE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK },
    { "R_Q_ORF_VLD", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK },
    { "ORF_OV", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK },
    { "ORF_UN", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK },
    { "ORF_WE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK },
    { "ORF_RDY", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK },
    { "ORF_COUNT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK },
    { "IFIFO_RE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK },
    { "IFIFO_MT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK },
    { "IFIFO_ALMOST_MT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK },
    { "IFIFO_UN", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti_detail[] = {
    { "N1B0_63", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK },
    { "IFIFOC_HAL_PKT_ATTR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK },
    { "IFIFOC_POISONED", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK },
    { "IFIFOC_HAL_PKT_BAR_APERTURE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK },
    { "IFIFOC_HAL_PKT_WR_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK },
    { "IFIFOC_HAL_PKT_WR_EOP", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK },
    { "IFIFOC_HAL_PKT_WR_DATA_VALID", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK },
    { "IFIFOC_RE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK },
    { "IFIFOC_RDY", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK },
    { "IFIFOC_MT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK },
    { "IFIFOC_ALMOST_MT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK },
    { "IFIFOC_UN", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK },
    { "IFIFOC_MBE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK },
    { "IFIFOC_SBE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK },
    { "XLAT_RSP_PAYLOAD_OV", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK },
    { "XLAT_ORF_CODE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK },
    { "XLAT_LENGTH_OVER_256", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK },
    { "XLAT_LB_REQ_COUNT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK },
    { "XLAT_COMPLETER_ABORT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK },
    { "XLAT_REQ_RX_PKT_INC", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK },
    { "XLAT_PKT_DISCARD", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK },
    { "XLAT_HDR_MBE_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK },
    { "XLAT_DATA_MBE_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK },
    { "XLAT_HDR_POISONED_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK },
    { "XLAT_DATA_POISONED_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK },
    { "XLAT_UNSUPPORTED_REQ", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK },
    { "XLAT_HAL_WR_ERROR", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK },
    { "XLAT_ZERO_LENGTH_WRITE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK },
    { "XLAT_REQ_TX_PKT_INC", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK },
    { "XLAT_FATAL_ERROR_HALT", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK },
    { "WARM_RESET_SG1_5", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK },
    { "N2B0_9", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK },
    { "XLAT_STATE", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_BP, AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_detail[] = {
    { "ORF_WE", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_BP, AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK },
    { "ORF_IN", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_BP, AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_detail[] = {
    { "ORF_IN", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_BP, AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti_detail[] = {
    { "ORF_IN", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_BP, AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_detail[] = {
    { "N46B0_100", AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_detail[] = {
    { "N46B0_100", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK },
    { "R_Q_PTI_MMR_READ_STROBE", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK },
    { "R_Q_PTI_MMR_WRITE_STROBE", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK },
    { "I_MMR_PTI_RD_REQUEST", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK },
    { "I_MMR_PTI_WR_REQUEST", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK },
    { "N2B0_94", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK },
    { "I_MMR_PTI_ADDR", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK },
    { "N8B0_64", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti_detail[] = {
    { "R_Q_PTI_MMR_READ_DATA", AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_BP, AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_detail[] = {
    { "TREQ_WRITE_EOP_SG0", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP, AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK },
    { "TREQ_SG0", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_BP, AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK },
    { "TREQ_WRITE_BYTE_VALID_SG0_15_0", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_BP, AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_127_0", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_BP, AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_127_0", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_BP, AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_detail[] = {
    { "TREQ_WRITE_EOP_SG0", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP, AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK },
    { "TREQ_SG0", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_BP, AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK },
    { "TREQ_WRITE_BYTE_VALID_SG0_31_16", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_BP, AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_255_128", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_BP, AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_255_128", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_BP, AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_detail[] = {
    { "TREQ_WRITE_EOP_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK },
    { "TREQ_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK },
    { "TREQ_DATA_SG0_127_64", AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_127_64", AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK },
    { "TREQ_DATA_SG0_31_0", AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_treq_state_pclk_2_lo_pcie_pti_detail[] = {
    { "TREQ_DATA_SG0_31_0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK },
    { "TREQ_WRITE_DATA_VALID_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK },
    { "TREQ_WRITE_ERROR_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK },
    { "TREQ_READY_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK },
    { "R_Q_PI_HAL_TARGET_REQ_READY", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK },
    { "N2B0_42", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK },
    { "TREQ_MATCHING_BAR_APERTURE_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK },
    { "N1B0_35", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK },
    { "TREQ_ATTR_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK },
    { "FUNC_STS_SG0", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK },
    { "R_Q_TREQ_PARITY_ERROR", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK },
    { "R_Q_TREQ_TTYPE_RESERVED_ERROR", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK },
    { "R_Q_TREQ_WRITE_EOP_ERROR", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK },
    { "I_LIF_REQ_BP", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK },
    { "I_LIF_REQ_OV", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK },
    { "R_Q_LIF_REQ_WE", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK },
    { "R_Q_LIF_REQ_PKT_INC", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK },
    { "I_NIF_REQ_BP", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK },
    { "I_NIF_REQ_OV", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK },
    { "R_Q_NIF_REQ_WE", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK },
    { "R_Q_NIF_REQ_PKT_INC", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK },
    { "DEMUX_SELECT", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK },
    { "WARM_RESET_PCLK_SG1_2", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK },
    { "N1B0_2", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK },
    { "TREQ_STATE", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_BP, AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_EOP", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_VALID", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_EOP", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_VALID", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_255_128", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_255_128", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP, AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_EOP", AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_VALID", AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0", AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0", AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti_detail[] = {
    { "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK },
    { "N2B0_14", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK },
    { "TRSP_FATAL_ERROR_HALT", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_ERROR", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK },
    { "R_Q_PI_HAL_TARGET_COMPL_EOP", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK },
    { "I_HAL_PI_TARGET_COMPL_READY", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK },
    { "R_LIF_RSP_RE", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK },
    { "R_Q_TRSP_PKT_INC", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK },
    { "I_LIF_RSP_UN", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK },
    { "I_LIF_RSP_ALMOST_MT", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK },
    { "I_LIF_RSP_MT", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK },
    { "WARM_RESET_PCLK_SG1_3", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK },
    { "R_Q_TRSP_OFIFO_MBE", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK },
    { "R_Q_TRSP_OFIFO_SBE", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_BP, AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_flg_detail[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_FLG_PM_CNTR_PERR_BP, AR_PI_ERR_FLG_PM_CNTR_PERR_MASK },
    { "LM1_TRIGGER", AR_PI_ERR_FLG_LM1_TRIGGER_BP, AR_PI_ERR_FLG_LM1_TRIGGER_MASK },
    { "LM0_TRIGGER", AR_PI_ERR_FLG_LM0_TRIGGER_BP, AR_PI_ERR_FLG_LM0_TRIGGER_MASK },
    { "LM1_PERR", AR_PI_ERR_FLG_LM1_PERR_BP, AR_PI_ERR_FLG_LM1_PERR_MASK },
    { "LM0_PERR", AR_PI_ERR_FLG_LM0_PERR_BP, AR_PI_ERR_FLG_LM0_PERR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_FLG_DIAG_ONLY_BP, AR_PI_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_err_flg_errcat[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_EC },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_EC },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_EC },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_EC },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_EC },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_EC },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER1_EC },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER0_EC },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP, AR_PI_ERR_FLG_LM1_PC_TRIGGER10_EC },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_EC },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_EC },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_EC },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_EC },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_EC },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER1_EC },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER0_EC },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP, AR_PI_ERR_FLG_LM0_PC_TRIGGER10_EC },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_EC },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_EC },
    { "PM_CNTR_PERR", AR_PI_ERR_FLG_PM_CNTR_PERR_BP, AR_PI_ERR_FLG_PM_CNTR_PERR_EC },
    { "LM1_TRIGGER", AR_PI_ERR_FLG_LM1_TRIGGER_BP, AR_PI_ERR_FLG_LM1_TRIGGER_EC },
    { "LM0_TRIGGER", AR_PI_ERR_FLG_LM0_TRIGGER_BP, AR_PI_ERR_FLG_LM0_TRIGGER_EC },
    { "LM1_PERR", AR_PI_ERR_FLG_LM1_PERR_BP, AR_PI_ERR_FLG_LM1_PERR_EC },
    { "LM0_PERR", AR_PI_ERR_FLG_LM0_PERR_BP, AR_PI_ERR_FLG_LM0_PERR_EC },
    { "DIAG_ONLY", AR_PI_ERR_FLG_DIAG_ONLY_BP, AR_PI_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_err_clr_detail[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_CLR_LM1_PC_TRIGGER1_BP, AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_CLR_LM1_PC_TRIGGER0_BP, AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_CLR_LM1_PC_TRIGGER10_BP, AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_CLR_LM0_PC_TRIGGER1_BP, AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_CLR_LM0_PC_TRIGGER0_BP, AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_CLR_LM0_PC_TRIGGER10_BP, AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_CLR_PM_CNTR_PERR_BP, AR_PI_ERR_CLR_PM_CNTR_PERR_MASK },
    { "LM1_TRIGGER", AR_PI_ERR_CLR_LM1_TRIGGER_BP, AR_PI_ERR_CLR_LM1_TRIGGER_MASK },
    { "LM0_TRIGGER", AR_PI_ERR_CLR_LM0_TRIGGER_BP, AR_PI_ERR_CLR_LM0_TRIGGER_MASK },
    { "LM1_PERR", AR_PI_ERR_CLR_LM1_PERR_BP, AR_PI_ERR_CLR_LM1_PERR_MASK },
    { "LM0_PERR", AR_PI_ERR_CLR_LM0_PERR_BP, AR_PI_ERR_CLR_LM0_PERR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_CLR_DIAG_ONLY_BP, AR_PI_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_hss_msk_detail[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_BP, AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_BP, AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_BP, AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_BP, AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_BP, AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_BP, AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_BP, AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK },
    { "LM1_TRIGGER", AR_PI_ERR_HSS_MSK_LM1_TRIGGER_BP, AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK },
    { "LM0_TRIGGER", AR_PI_ERR_HSS_MSK_LM0_TRIGGER_BP, AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK },
    { "LM1_PERR", AR_PI_ERR_HSS_MSK_LM1_PERR_BP, AR_PI_ERR_HSS_MSK_LM1_PERR_MASK },
    { "LM0_PERR", AR_PI_ERR_HSS_MSK_LM0_PERR_BP, AR_PI_ERR_HSS_MSK_LM0_PERR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_os_msk_detail[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_BP, AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_BP, AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_BP, AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_BP, AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_BP, AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_BP, AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_OS_MSK_PM_CNTR_PERR_BP, AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK },
    { "LM1_TRIGGER", AR_PI_ERR_OS_MSK_LM1_TRIGGER_BP, AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK },
    { "LM0_TRIGGER", AR_PI_ERR_OS_MSK_LM0_TRIGGER_BP, AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK },
    { "LM1_PERR", AR_PI_ERR_OS_MSK_LM1_PERR_BP, AR_PI_ERR_OS_MSK_LM1_PERR_MASK },
    { "LM0_PERR", AR_PI_ERR_OS_MSK_LM0_PERR_BP, AR_PI_ERR_OS_MSK_LM0_PERR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_err_first_flg_detail[] = {
    { "LB_RING_CCLK_UNFLOW", AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK },
    { "LB_RING_CCLK_OVFLOW", AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK },
    { "LM1_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK },
    { "LM1_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK },
    { "LM1_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK },
    { "LM1_PC_TRIGGER1", AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_BP, AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK },
    { "LM1_PC_TRIGGER0", AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_BP, AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK },
    { "LM1_PC_TRIGGER10", AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_BP, AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK },
    { "LM1_PERR_CNT_OVFLOW", AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_OVFLOW", AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK },
    { "LM0_ASYNC_BUF0_UNFLOW", AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK },
    { "LM0_ASYNC_BUF1_OVFLOW", AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK },
    { "LM0_ASYNC_BUF1_UNFLOW", AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_BP, AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK },
    { "LM0_PC_TRIGGER1", AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_BP, AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK },
    { "LM0_PC_TRIGGER0", AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_BP, AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK },
    { "LM0_PC_TRIGGER10", AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_BP, AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK },
    { "LM0_PERR_CNT_OVFLOW", AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_BP, AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK },
    { "PM_CNTR_ROLLOVER", AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_BP, AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK },
    { "PM_CNTR_PERR", AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_BP, AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK },
    { "LM1_TRIGGER", AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_BP, AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK },
    { "LM0_TRIGGER", AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_BP, AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK },
    { "LM1_PERR", AR_PI_ERR_FIRST_FLG_LM1_PERR_BP, AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK },
    { "LM0_PERR", AR_PI_ERR_FIRST_FLG_LM0_PERR_BP, AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK },
    { "DIAG_ONLY", AR_PI_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_cfg_detail[] = {
    { "PRF_PTID_BLKD_EN", AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_BP, AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK },
    { "PRF_IRSP_BLKD_EN", AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_BP, AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK },
    { "PRF_NRSP_BLKD_EN", AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_BP, AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK },
    { "POSTED_PHANTOM_ENA", AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_BP, AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK },
    { "TBE_FATAL_ENA", AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_BP, AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK },
    { "POISON_ENA", AR_PI_CFG_PMI_CFG_POISON_ENA_BP, AR_PI_CFG_PMI_CFG_POISON_ENA_MASK },
    { "GET_TPH_ENA", AR_PI_CFG_PMI_CFG_GET_TPH_ENA_BP, AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK },
    { "PUT_TPH_ENA", AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_BP, AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK },
    { "AMO_TPH_ENA", AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_BP, AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK },
    { "EXT_TAG_POOL_ENA", AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_BP, AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK },
    { "NIC_RESP_CREDITS", AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_BP, AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK },
    { "NRSP_HWM_THRESH", AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_BP, AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK },
    { "IRSP_FC_THRESH", AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_BP, AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK },
    { "NRSP_FC_THRESH", AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_BP, AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK },
    { "PREQ_FC_THRESH", AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_BP, AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_attr_ctl_detail[] = {
    { "PUT_NS", AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_BP, AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK },
    { "PUT_RO", AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_BP, AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK },
    { "GET_NS", AR_PI_CFG_PMI_ATTR_CTL_GET_NS_BP, AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK },
    { "GET_RO", AR_PI_CFG_PMI_ATTR_CTL_GET_RO_BP, AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK },
    { "FLUSH_NS", AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_BP, AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK },
    { "FLUSH_RO", AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_BP, AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK },
    { "AMO_NS", AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_BP, AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK },
    { "AMO_RO", AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_BP, AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_tcg_cfg_detail[] = {
    { "TCG7_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK },
    { "TCG6_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK },
    { "TCG5_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK },
    { "TCG4_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK },
    { "TCG3_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK },
    { "TCG2_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK },
    { "TCG1_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK },
    { "TCG0_VEC", AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_BP, AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_tcg_map_detail[] = {
    { "TCG_NTC15", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK },
    { "TCG_NTC14", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK },
    { "TCG_NTC13", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK },
    { "TCG_NTC12", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK },
    { "TCG_NTC11", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK },
    { "TCG_NTC10", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK },
    { "TCG_NTC9", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK },
    { "TCG_NTC8", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK },
    { "TCG_NTC7", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK },
    { "TCG_NTC6", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK },
    { "TCG_NTC5", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK },
    { "TCG_NTC4", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK },
    { "TCG_NTC3", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK },
    { "TCG_NTC2", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK },
    { "TCG_NTC1", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK },
    { "TCG_NTC0", AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_BP, AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_tph_map_detail[] = {
    { "PRESENT", AR_PI_CFG_PMI_TPH_MAP_PRESENT_BP, AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK },
    { "TYPE", AR_PI_CFG_PMI_TPH_MAP_TYPE_BP, AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK },
    { "ST_TAG", AR_PI_CFG_PMI_TPH_MAP_ST_TAG_BP, AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_zbr_adr_detail[] = {
    { "ZBR_ADR", AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_BP, AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_scrub_detail[] = {
    { "ENABLE", AR_PI_CFG_PMI_SCRUB_ENABLE_BP, AR_PI_CFG_PMI_SCRUB_ENABLE_MASK },
    { "PRESCALE", AR_PI_CFG_PMI_SCRUB_PRESCALE_BP, AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK },
    { "TIMEOUT", AR_PI_CFG_PMI_SCRUB_TIMEOUT_BP, AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_cfg_pmi_traffic_shape_detail[] = {
    { "ENABLE", AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_BP, AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK },
    { "BURST_LIMIT", AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_BP, AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK },
    { "TOKEN_CNT", AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_BP, AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK },
    { "TOKEN_RATE", AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_BP, AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_dbg_errinj_reqtrans_detail[] = {
    { "CHECKBITS_UP", AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK },
    { "CHECKBITS_LO", AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK },
    { "PARITY", AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK },
    { "COUNT", AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK },
    { "TRIGGERED", AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK },
    { "MODE", AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK },
    { "ENABLE", AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_BP, AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_dbg_errinj_prsp_detail[] = {
    { "CHECKBITS_UP", AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK },
    { "CHECKBITS_LO", AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK },
    { "COUNT", AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK },
    { "TRIGGERED", AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK },
    { "MODE", AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK },
    { "ENABLE", AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_BP, AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_err_flg_detail[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK },
    { "MORB_PE", AR_PI_PMI_ERR_FLG_MORB_PE_BP, AR_PI_PMI_ERR_FLG_MORB_PE_MASK },
    { "IRSP_PE", AR_PI_PMI_ERR_FLG_IRSP_PE_BP, AR_PI_PMI_ERR_FLG_IRSP_PE_MASK },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP, AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pmi_err_flg_errcat[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_EC },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_EC },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_EC },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_EC },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_EC },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_EC },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_EC },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_EC },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_EC },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_EC },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_EC },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_EC },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_EC },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_EC },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_EC },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_EC },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_EC },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_EC },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_EC },
    { "MORB_PE", AR_PI_PMI_ERR_FLG_MORB_PE_BP, AR_PI_PMI_ERR_FLG_MORB_PE_EC },
    { "IRSP_PE", AR_PI_PMI_ERR_FLG_IRSP_PE_BP, AR_PI_PMI_ERR_FLG_IRSP_PE_EC },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP, AR_PI_PMI_ERR_FLG_NRSP_SB_PE_EC },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_EC },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_EC },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_PE_EC },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_EC },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_EC },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_EC },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_EC },
    { "DIAG_ONLY", AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pmi_err_clr_detail[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK },
    { "MORB_PE", AR_PI_PMI_ERR_CLR_MORB_PE_BP, AR_PI_PMI_ERR_CLR_MORB_PE_MASK },
    { "IRSP_PE", AR_PI_PMI_ERR_CLR_IRSP_PE_BP, AR_PI_PMI_ERR_CLR_IRSP_PE_MASK },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_CLR_NRSP_SB_PE_BP, AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_CLR_NREQ_SB_PE_BP, AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_PMI_ERR_CLR_DIAG_ONLY_BP, AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_err_hss_msk_detail[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK },
    { "MORB_PE", AR_PI_PMI_ERR_HSS_MSK_MORB_PE_BP, AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK },
    { "IRSP_PE", AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_BP, AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_BP, AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_err_os_msk_detail[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK },
    { "MORB_PE", AR_PI_PMI_ERR_OS_MSK_MORB_PE_BP, AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK },
    { "IRSP_PE", AR_PI_PMI_ERR_OS_MSK_IRSP_PE_BP, AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_BP, AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_err_first_flg_detail[] = {
    { "NREQ_LSTATUS_ERR", AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK },
    { "NREQ_LSTATUS_ERR_RSP", AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK },
    { "HAL_COMPL_TIMEOUT_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK },
    { "HAL_COMPL_POISON_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK },
    { "HAL_COMPL_PE_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK },
    { "HAL_COMPL_PE", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK },
    { "HAL_COMPL_NODATA_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK },
    { "HAL_COMPL_MERR_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK },
    { "HAL_COMPL_INVTAG", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK },
    { "HAL_COMPL_IDERR_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK },
    { "HAL_COMPL_CRS_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK },
    { "HAL_COMPL_CA_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK },
    { "HAL_COMPL_UR_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK },
    { "HAL_COMPL_ADRERR_RSP", AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK },
    { "TID_ALLOC_ERR", AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_BP, AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK },
    { "ILLEGAL_CNTBM", AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_BP, AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK },
    { "ILLEGAL_CNTBM_RSP", AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK },
    { "ILLEGAL_CMD", AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_BP, AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK },
    { "ILLEGAL_CMD_RSP", AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK },
    { "MORB_PE", AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK },
    { "IRSP_PE", AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK },
    { "NRSP_SB_PE", AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK },
    { "LAST_COMPL_ERR", AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_BP, AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK },
    { "NREQ_HDR_PE", AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK },
    { "NREQ_SB_PE", AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK },
    { "NREQ_SB_DATA_ERR", AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK },
    { "NREQ_SB_DATA_ERR_RSP", AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK },
    { "NREQ_SB_HDR_ERR", AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_BP, AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK },
    { "PREQ_WRT_ERROR", AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_BP, AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK },
    { "DIAG_ONLY", AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo_err_flg_detail[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pmi_fifo_err_flg_errcat[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_EC },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_EC },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_EC },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_EC },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_EC },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_EC },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_EC },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_EC },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_EC },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_EC },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_EC },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_EC },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_EC },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_EC },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_EC },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_EC },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_EC },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pmi_fifo_err_clr_detail[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo_err_hss_msk_detail[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo_err_os_msk_detail[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_fifo_err_first_flg_detail[] = {
    { "PRSP_TBE", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK },
    { "PRSP_MBE_RSP", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK },
    { "PREQ2_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK },
    { "PREQ1_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK },
    { "PREQ0_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK },
    { "PRSP_UNFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK },
    { "IRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK },
    { "IRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK },
    { "NRSP_BUF_UNFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK },
    { "NRSP_BUF_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK },
    { "PRSP_SBE", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK },
    { "PRSP_MBE", AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK },
    { "NREQ_SBE", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK },
    { "NREQ_MBE", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK },
    { "NREQ_MBE_RSP", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK },
    { "NREQ_OVFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK },
    { "NREQ_UNFLOW", AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK },
    { "DIAG_ONLY", AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_mbe_err_info_detail[] = {
    { "PRSP_RSP_SYND1", AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK },
    { "PRSP_RSP_SYND0", AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK },
    { "PRSP_SYND1", AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK },
    { "PRSP_SYND0", AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK },
    { "NREQ_RSP_SYND1", AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK },
    { "NREQ_RSP_SYND0", AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK },
    { "NREQ_SYND1", AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_BP, AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK },
    { "NREQ_SYND0", AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_BP, AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_sbe_err_info_detail[] = {
    { "PRSP_SYND1", AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_BP, AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK },
    { "PRSP_SYND0", AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_BP, AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK },
    { "NREQ_SYND1", AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_BP, AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK },
    { "NREQ_SYND0", AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_BP, AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_ptid_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_PTID_STALL_DURATION_MAX_BP, AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_irsp_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_IRSP_STALL_DURATION_MAX_BP, AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pmi_nrsp_stall_duration_detail[] = {
    { "MAX", AR_PI_PMI_NRSP_STALL_DURATION_MAX_BP, AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_cfg_detail[] = {
    { "MSIX_IN_BAND_FUNC_DISABLE", AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_BP, AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_dbg_errinj_ram_detail[] = {
    { "ADDRESS", AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_BP, AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK },
    { "ECC1", AR_PI_PII_DBG_ERRINJ_RAM_ECC1_BP, AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK },
    { "ECC0", AR_PI_PII_DBG_ERRINJ_RAM_ECC0_BP, AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK },
    { "TRIGGERED", AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_BP, AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK },
    { "SELECT", AR_PI_PII_DBG_ERRINJ_RAM_SELECT_BP, AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK },
    { "MODE", AR_PI_PII_DBG_ERRINJ_RAM_MODE_BP, AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK },
    { "EN", AR_PI_PII_DBG_ERRINJ_RAM_EN_BP, AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_flg_detail[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PII_ERR_FLG_DIAG_ONLY_BP, AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pii_err_flg_errcat[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_EC },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_EC },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_EC },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_EC },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_EC },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_EC },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_EC },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_EC },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_EC },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_EC },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_EC },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_EC },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_EC },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_EC },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_EC },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_EC },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_EC },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_EC },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_EC },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_EC },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_EC },
    { "DIAG_ONLY", AR_PI_PII_ERR_FLG_DIAG_ONLY_BP, AR_PI_PII_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pii_err_clr_detail[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PII_ERR_CLR_DIAG_ONLY_BP, AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_hss_msk_detail[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_os_msk_detail[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_first_flg_detail[] = {
    { "IRQ_SYNC_FIFO_UN", AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_BP, AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK },
    { "F3_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK },
    { "F2_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK },
    { "F1_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK },
    { "F0_MSIX_MSG_FIFO_OV", AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_BP, AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK },
    { "F3_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK },
    { "F3_MSIX_TABLE_SBE", AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK },
    { "F3_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK },
    { "F3_MSIX_TABLE_MBE", AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK },
    { "F2_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK },
    { "F2_MSIX_TABLE_SBE", AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK },
    { "F2_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK },
    { "F2_MSIX_TABLE_MBE", AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK },
    { "F1_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK },
    { "F1_MSIX_TABLE_SBE", AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK },
    { "F1_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK },
    { "F1_MSIX_TABLE_MBE", AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK },
    { "F0_MSIX_TABLE_SBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK },
    { "F0_MSIX_TABLE_SBE", AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_BP, AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK },
    { "F0_MSIX_TABLE_MBE_DUP", AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_BP, AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK },
    { "F0_MSIX_TABLE_MBE", AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_BP, AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_info_mbe_detail[] = {
    { "F3_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK },
    { "F3_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK },
    { "F2_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK },
    { "F2_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK },
    { "F1_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK },
    { "F1_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK },
    { "F0_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK },
    { "F0_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pii_err_info_sbe_detail[] = {
    { "F3_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK },
    { "F3_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK },
    { "F2_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK },
    { "F2_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK },
    { "F1_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK },
    { "F1_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK },
    { "F0_MSIX_TABLE_SYND1", AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_BP, AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK },
    { "F0_MSIX_TABLE_SYND0", AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_BP, AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_cfg_detail[] = {
    { "REQ_HALT_ON_FATAL_ERROR", AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_BP, AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK },
    { "PI_NIC_CRD_MAX", AR_PI_PTI_CFG_PI_NIC_CRD_MAX_BP, AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK },
    { "LIF_RSP_OFIFO_AF_THRESH", AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_BP, AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_dbg_errinj_fifo_detail[] = {
    { "ECC1", AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK },
    { "ECC0", AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK },
    { "TRIGGERED", AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK },
    { "SELECT", AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK },
    { "COUNT", AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK },
    { "MODE", AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK },
    { "EN", AR_PI_PTI_DBG_ERRINJ_FIFO_EN_BP, AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_dbg_errinj_cmpl_poison_detail[] = {
    { "MASK", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_BP, AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK },
    { "ADDRESS", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_BP, AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK },
    { "TRIGGERED", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_BP, AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK },
    { "MODE", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_BP, AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK },
    { "EN", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_BP, AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_flg_detail[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP, AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_pi_pti_err_flg_errcat[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_EC },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_EC },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_EC },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_EC },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_EC },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_EC },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_EC },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_EC },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_EC },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_EC },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_EC },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_EC },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_EC },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_EC },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_EC },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_EC },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_EC },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_EC },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_EC },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_EC },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_EC },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_EC },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_EC },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_EC },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_EC },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_EC },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_EC },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_EC },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_EC },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_EC },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_EC },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_EC },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_EC },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_EC },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_EC },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_EC },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_EC },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_EC },
    { "DIAG_ONLY", AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP, AR_PI_PTI_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_pi_pti_err_clr_detail[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PTI_ERR_CLR_DIAG_ONLY_BP, AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_hss_msk_detail[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_BP, AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_os_msk_detail[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_BP, AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_hss_msk_detail[] = {
    { "MSK", AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_BP, AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_os_msk_detail[] = {
    { "MSK", AR_PI_PTI_ERR_INFO_OS_MSK_MSK_BP, AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_first_flg_detail[] = {
    { "LIF_RSP_OFIFO_OV", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_OV", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK },
    { "LIF_RSP_IFIFO_UN", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK },
    { "LIF_RSP_WRITE_ERROR", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK },
    { "LIF_RSP_TX_CMPL_ERROR", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK },
    { "LIF_RSP_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK },
    { "LIF_RSP_COMPLETER_ABORT", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK },
    { "LIF_RSP_LB_FLIT_ERROR", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK },
    { "LIF_RSP_SYNC_ERROR", AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK },
    { "LIF_REQ_ORF_OV", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK },
    { "LIF_REQ_ORF_UN", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK },
    { "LIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK },
    { "LIF_REQ_RSP_PAYLOAD_OV", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK },
    { "LIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK },
    { "LIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK },
    { "LIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK },
    { "LIF_REQ_COMPLETER_ABORT", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK },
    { "LIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK },
    { "LIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK },
    { "LIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK },
    { "LIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK },
    { "LIF_REQ_DISCARD", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK },
    { "LIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK },
    { "LIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK },
    { "NIF_REQ_IFIFO_TAIL_ERROR", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK },
    { "NIF_REQ_IFIFO_UN", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK },
    { "NIF_REQ_NIC_POISON", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK },
    { "NIF_REQ_HAL_WR_ERROR", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK },
    { "NIF_REQ_ZERO_LENGTH_WR", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK },
    { "NIF_REQ_UNSUPPORTED_PKT", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK },
    { "NIF_REQ_BYTE_WR_ERR", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK },
    { "NIF_REQ_DATA_POISONED", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK },
    { "NIF_REQ_HDR_POISONED", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK },
    { "NIF_REQ_DATA_MBE", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK },
    { "NIF_REQ_HDR_MBE", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK },
    { "NIF_REQ_DISCARD", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK },
    { "NIF_REQ_IFIFO_SBE", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK },
    { "NIF_REQ_IFIFO_MBE", AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_BP, AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK },
    { "DIAG_ONLY", AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_mbe_detail[] = {
    { "NIF_REQ_IFIFO_SYND1", AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_BP, AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK },
    { "NIF_REQ_IFIFO_SYND0", AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_BP, AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK },
    { "LIF_REQ_IFIFO_SYND1", AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_BP, AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK },
    { "LIF_REQ_IFIFO_SYND0", AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_BP, AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_sbe_detail[] = {
    { "NIF_REQ_IFIFO_SYND1", AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_BP, AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK },
    { "NIF_REQ_IFIFO_SYND0", AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_BP, AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK },
    { "LIF_REQ_IFIFO_SYND1", AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_BP, AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK },
    { "LIF_REQ_IFIFO_SYND0", AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_BP, AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_hss_misc_detail[] = {
    { "DESC_SRC", AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_BP, AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_hss_desc_lsqw_detail[] = {
    { "DESC_63_0", AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_BP, AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_hss_desc_msqw_detail[] = {
    { "DESC_127_64", AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_BP, AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_os_misc_detail[] = {
    { "DESC_SRC", AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_BP, AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_os_desc_lsqw_detail[] = {
    { "DESC_63_0", AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_BP, AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_err_info_os_desc_msqw_detail[] = {
    { "DESC_127_64", AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_BP, AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_nic_stall_duration_detail[] = {
    { "MAX", AR_PI_PTI_NIC_STALL_DURATION_MAX_BP, AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_lb_stall_duration_detail[] = {
    { "MAX", AR_PI_PTI_LB_STALL_DURATION_MAX_BP, AR_PI_PTI_LB_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_orf_stall_duration_detail[] = {
    { "MAX", AR_PI_PTI_ORF_STALL_DURATION_MAX_BP, AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pti_hal_stall_duration_detail[] = {
    { "MAX", AR_PI_PTI_HAL_STALL_DURATION_MAX_BP, AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_dbg_errinj_cntr_perr_detail[] = {
    { "ADDRESS", AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP, AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK },
    { "CHECKBITS", AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP, AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK },
    { "TRIGGERED", AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP, AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK },
    { "MODE", AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_BP, AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK },
    { "ENABLE", AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_BP, AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_err_info_cntr_perr_detail[] = {
    { "ADDRESS", AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_BP, AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK },
    { "MMR_DETECTED_PERR", AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP, AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_err_info_cntr_perr_cnt_detail[] = {
    { "PERR_COUNT", AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP, AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_pm_event_cntr_ctrl_detail[] = {
    { "DISABLE_AUTO_UPDATE", AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP, AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK },
    { "ENABLE", AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_BP, AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK },
    { "CLEAR", AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_BP, AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK },
    { "COUNTERS_CLEAR", AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP, AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f0_msi_x_pba_detail[] = {
    { "PENDING", AR_PI_STS_F0_MSI_X_PBA_PENDING_BP, AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f0_msi_x_irq_status_detail[] = {
    { "IRQ_STATUS", AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_BP, AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f1_msi_x_pba_detail[] = {
    { "PENDING", AR_PI_STS_F1_MSI_X_PBA_PENDING_BP, AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f1_msi_x_irq_status_detail[] = {
    { "IRQ_STATUS", AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_BP, AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f2_msi_x_pba_detail[] = {
    { "PENDING", AR_PI_STS_F2_MSI_X_PBA_PENDING_BP, AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f2_msi_x_irq_status_detail[] = {
    { "IRQ_STATUS", AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_BP, AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f3_msi_x_pba_detail[] = {
    { "PENDING", AR_PI_STS_F3_MSI_X_PBA_PENDING_BP, AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_pi_sts_f3_msi_x_irq_status_detail[] = {
    { "IRQ_STATUS", AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_BP, AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK },
    { NULL, 0, 0 }
};

/*
 *  AR PI MMR DECLARATIONS
 */
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii = {
    "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII", AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII, 8, 1, _ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii = {
    "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII", AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII, 8, 1, _ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii = {
    "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII", AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII, 8, 1, _ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii = {
    "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII", AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII, 8, 1, _ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII", AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii = {
    "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII", AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII, 8, 1, _ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII", AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii = {
    "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII", AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII, 8, 1, _ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii = {
    "AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII", AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII, 8, 1, _ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii = {
    "AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII", AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII, 8, 1, _ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii = {
    "AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII", AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII, 8, 1, _ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii = {
    "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII, 8, 1, _ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii = {
    "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII, 8, 1, _ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii = {
    "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII", AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII, 8, 1, _ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi = {
    "AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI", AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi = {
    "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI", AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi = {
    "AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI", AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi = {
    "AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI", AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi = {
    "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi = {
    "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi = {
    "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI", AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi = {
    "AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI", AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI", AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI", AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI", AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI", AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI", AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi = {
    "AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI", AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI, 8, 1, _ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi_detail
};
static const generic_mmr_t _ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti = {
    "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI, 8, 1, _ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti = {
    "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI, 8, 1, _ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti = {
    "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI", AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI, 8, 1, _ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti = {
    "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI", AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI, 8, 1, _ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti = {
    "AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI", AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI, 8, 1, _ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti = {
    "AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI", AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI, 8, 1, _ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti = {
    "AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI", AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI, 8, 1, _ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI", AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI", AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti = {
    "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI", AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI", AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI", AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI", AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti = {
    "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI", AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI, 8, 1, _ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti = {
    "AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI", AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI, 8, 1, _ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti = {
    "AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI", AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI, 8, 1, _ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti = {
    "AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI", AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI, 8, 1, _ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti = {
    "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI", AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI, 8, 1, _ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_state_pclk_2_hi_pcie_pti = {
    "AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI", AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI, 8, 1, _ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_state_pclk_2_mid_pcie_pti = {
    "AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI", AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI, 8, 1, _ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_treq_state_pclk_2_lo_pcie_pti = {
    "AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI", AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI, 8, 1, _ar_pi_pti_treq_state_pclk_2_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti = {
    "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI", AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti = {
    "AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI", AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti = {
    "AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI", AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti = {
    "AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI", AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI, 8, 1, _ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti_detail
};
static const generic_mmr_t _ar_pi_err_flg = {
    "AR_PI_ERR_FLG", AR_PI_ERR_FLG, 8, 1, _ar_pi_err_flg_detail
};
static const generic_mmr_t _ar_pi_err_clr = {
    "AR_PI_ERR_CLR", AR_PI_ERR_CLR, 8, 1, _ar_pi_err_clr_detail
};
static const generic_mmr_t _ar_pi_err_hss_msk = {
    "AR_PI_ERR_HSS_MSK", AR_PI_ERR_HSS_MSK, 8, 1, _ar_pi_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_err_os_msk = {
    "AR_PI_ERR_OS_MSK", AR_PI_ERR_OS_MSK, 8, 1, _ar_pi_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_err_first_flg = {
    "AR_PI_ERR_FIRST_FLG", AR_PI_ERR_FIRST_FLG, 8, 1, _ar_pi_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_cfg = {
    "AR_PI_CFG_PMI_CFG", AR_PI_CFG_PMI_CFG, 8, 1, _ar_pi_cfg_pmi_cfg_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_attr_ctl = {
    "AR_PI_CFG_PMI_ATTR_CTL", AR_PI_CFG_PMI_ATTR_CTL, 8, 1, _ar_pi_cfg_pmi_attr_ctl_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tcg_cfg = {
    "AR_PI_CFG_PMI_TCG_CFG", AR_PI_CFG_PMI_TCG_CFG, 8, 1, _ar_pi_cfg_pmi_tcg_cfg_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tcg_map = {
    "AR_PI_CFG_PMI_TCG_MAP", AR_PI_CFG_PMI_TCG_MAP, 8, 1, _ar_pi_cfg_pmi_tcg_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_0 = {
    "AR_PI_CFG_PMI_TPH_MAP_0", AR_PI_CFG_PMI_TPH_MAP + 0x0ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_1 = {
    "AR_PI_CFG_PMI_TPH_MAP_1", AR_PI_CFG_PMI_TPH_MAP + 0x8ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_2 = {
    "AR_PI_CFG_PMI_TPH_MAP_2", AR_PI_CFG_PMI_TPH_MAP + 0x10ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_3 = {
    "AR_PI_CFG_PMI_TPH_MAP_3", AR_PI_CFG_PMI_TPH_MAP + 0x18ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_4 = {
    "AR_PI_CFG_PMI_TPH_MAP_4", AR_PI_CFG_PMI_TPH_MAP + 0x20ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_5 = {
    "AR_PI_CFG_PMI_TPH_MAP_5", AR_PI_CFG_PMI_TPH_MAP + 0x28ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_6 = {
    "AR_PI_CFG_PMI_TPH_MAP_6", AR_PI_CFG_PMI_TPH_MAP + 0x30ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_tph_map_7 = {
    "AR_PI_CFG_PMI_TPH_MAP_7", AR_PI_CFG_PMI_TPH_MAP + 0x38ull, 8, 1, _ar_pi_cfg_pmi_tph_map_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_0 = {
    "AR_PI_CFG_PMI_ZBR_ADR_0", AR_PI_CFG_PMI_ZBR_ADR + 0x0ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_1 = {
    "AR_PI_CFG_PMI_ZBR_ADR_1", AR_PI_CFG_PMI_ZBR_ADR + 0x8ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_2 = {
    "AR_PI_CFG_PMI_ZBR_ADR_2", AR_PI_CFG_PMI_ZBR_ADR + 0x10ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_3 = {
    "AR_PI_CFG_PMI_ZBR_ADR_3", AR_PI_CFG_PMI_ZBR_ADR + 0x18ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_4 = {
    "AR_PI_CFG_PMI_ZBR_ADR_4", AR_PI_CFG_PMI_ZBR_ADR + 0x20ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_5 = {
    "AR_PI_CFG_PMI_ZBR_ADR_5", AR_PI_CFG_PMI_ZBR_ADR + 0x28ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_6 = {
    "AR_PI_CFG_PMI_ZBR_ADR_6", AR_PI_CFG_PMI_ZBR_ADR + 0x30ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_zbr_adr_7 = {
    "AR_PI_CFG_PMI_ZBR_ADR_7", AR_PI_CFG_PMI_ZBR_ADR + 0x38ull, 8, 1, _ar_pi_cfg_pmi_zbr_adr_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_scrub = {
    "AR_PI_CFG_PMI_SCRUB", AR_PI_CFG_PMI_SCRUB, 8, 1, _ar_pi_cfg_pmi_scrub_detail
};
static const generic_mmr_t _ar_pi_cfg_pmi_traffic_shape = {
    "AR_PI_CFG_PMI_TRAFFIC_SHAPE", AR_PI_CFG_PMI_TRAFFIC_SHAPE, 8, 1, _ar_pi_cfg_pmi_traffic_shape_detail
};
static const generic_mmr_t _ar_pi_pmi_dbg_errinj_reqtrans = {
    "AR_PI_PMI_DBG_ERRINJ_REQTRANS", AR_PI_PMI_DBG_ERRINJ_REQTRANS, 8, 1, _ar_pi_pmi_dbg_errinj_reqtrans_detail
};
static const generic_mmr_t _ar_pi_pmi_dbg_errinj_prsp = {
    "AR_PI_PMI_DBG_ERRINJ_PRSP", AR_PI_PMI_DBG_ERRINJ_PRSP, 8, 1, _ar_pi_pmi_dbg_errinj_prsp_detail
};
static const generic_mmr_t _ar_pi_pmi_err_flg = {
    "AR_PI_PMI_ERR_FLG", AR_PI_PMI_ERR_FLG, 8, 1, _ar_pi_pmi_err_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_err_clr = {
    "AR_PI_PMI_ERR_CLR", AR_PI_PMI_ERR_CLR, 8, 1, _ar_pi_pmi_err_clr_detail
};
static const generic_mmr_t _ar_pi_pmi_err_hss_msk = {
    "AR_PI_PMI_ERR_HSS_MSK", AR_PI_PMI_ERR_HSS_MSK, 8, 1, _ar_pi_pmi_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_err_os_msk = {
    "AR_PI_PMI_ERR_OS_MSK", AR_PI_PMI_ERR_OS_MSK, 8, 1, _ar_pi_pmi_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_err_first_flg = {
    "AR_PI_PMI_ERR_FIRST_FLG", AR_PI_PMI_ERR_FIRST_FLG, 8, 1, _ar_pi_pmi_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo_err_flg = {
    "AR_PI_PMI_FIFO_ERR_FLG", AR_PI_PMI_FIFO_ERR_FLG, 8, 1, _ar_pi_pmi_fifo_err_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo_err_clr = {
    "AR_PI_PMI_FIFO_ERR_CLR", AR_PI_PMI_FIFO_ERR_CLR, 8, 1, _ar_pi_pmi_fifo_err_clr_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo_err_hss_msk = {
    "AR_PI_PMI_FIFO_ERR_HSS_MSK", AR_PI_PMI_FIFO_ERR_HSS_MSK, 8, 1, _ar_pi_pmi_fifo_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo_err_os_msk = {
    "AR_PI_PMI_FIFO_ERR_OS_MSK", AR_PI_PMI_FIFO_ERR_OS_MSK, 8, 1, _ar_pi_pmi_fifo_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pmi_fifo_err_first_flg = {
    "AR_PI_PMI_FIFO_ERR_FIRST_FLG", AR_PI_PMI_FIFO_ERR_FIRST_FLG, 8, 1, _ar_pi_pmi_fifo_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pmi_mbe_err_info = {
    "AR_PI_PMI_MBE_ERR_INFO", AR_PI_PMI_MBE_ERR_INFO, 8, 1, _ar_pi_pmi_mbe_err_info_detail
};
static const generic_mmr_t _ar_pi_pmi_sbe_err_info = {
    "AR_PI_PMI_SBE_ERR_INFO", AR_PI_PMI_SBE_ERR_INFO, 8, 1, _ar_pi_pmi_sbe_err_info_detail
};
static const generic_mmr_t _ar_pi_pmi_ptid_stall_duration = {
    "AR_PI_PMI_PTID_STALL_DURATION", AR_PI_PMI_PTID_STALL_DURATION, 8, 1, _ar_pi_pmi_ptid_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_irsp_stall_duration = {
    "AR_PI_PMI_IRSP_STALL_DURATION", AR_PI_PMI_IRSP_STALL_DURATION, 8, 1, _ar_pi_pmi_irsp_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pmi_nrsp_stall_duration = {
    "AR_PI_PMI_NRSP_STALL_DURATION", AR_PI_PMI_NRSP_STALL_DURATION, 8, 1, _ar_pi_pmi_nrsp_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pii_cfg = {
    "AR_PI_PII_CFG", AR_PI_PII_CFG, 8, 1, _ar_pi_pii_cfg_detail
};
static const generic_mmr_t _ar_pi_pii_dbg_errinj_ram = {
    "AR_PI_PII_DBG_ERRINJ_RAM", AR_PI_PII_DBG_ERRINJ_RAM, 8, 1, _ar_pi_pii_dbg_errinj_ram_detail
};
static const generic_mmr_t _ar_pi_pii_err_flg = {
    "AR_PI_PII_ERR_FLG", AR_PI_PII_ERR_FLG, 8, 1, _ar_pi_pii_err_flg_detail
};
static const generic_mmr_t _ar_pi_pii_err_clr = {
    "AR_PI_PII_ERR_CLR", AR_PI_PII_ERR_CLR, 8, 1, _ar_pi_pii_err_clr_detail
};
static const generic_mmr_t _ar_pi_pii_err_hss_msk = {
    "AR_PI_PII_ERR_HSS_MSK", AR_PI_PII_ERR_HSS_MSK, 8, 1, _ar_pi_pii_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pii_err_os_msk = {
    "AR_PI_PII_ERR_OS_MSK", AR_PI_PII_ERR_OS_MSK, 8, 1, _ar_pi_pii_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pii_err_first_flg = {
    "AR_PI_PII_ERR_FIRST_FLG", AR_PI_PII_ERR_FIRST_FLG, 8, 1, _ar_pi_pii_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pii_err_info_mbe = {
    "AR_PI_PII_ERR_INFO_MBE", AR_PI_PII_ERR_INFO_MBE, 8, 1, _ar_pi_pii_err_info_mbe_detail
};
static const generic_mmr_t _ar_pi_pii_err_info_sbe = {
    "AR_PI_PII_ERR_INFO_SBE", AR_PI_PII_ERR_INFO_SBE, 8, 1, _ar_pi_pii_err_info_sbe_detail
};
static const generic_mmr_t _ar_pi_pti_cfg = {
    "AR_PI_PTI_CFG", AR_PI_PTI_CFG, 8, 1, _ar_pi_pti_cfg_detail
};
static const generic_mmr_t _ar_pi_pti_dbg_errinj_fifo = {
    "AR_PI_PTI_DBG_ERRINJ_FIFO", AR_PI_PTI_DBG_ERRINJ_FIFO, 8, 1, _ar_pi_pti_dbg_errinj_fifo_detail
};
static const generic_mmr_t _ar_pi_pti_dbg_errinj_cmpl_poison = {
    "AR_PI_PTI_DBG_ERRINJ_CMPL_POISON", AR_PI_PTI_DBG_ERRINJ_CMPL_POISON, 8, 1, _ar_pi_pti_dbg_errinj_cmpl_poison_detail
};
static const generic_mmr_t _ar_pi_pti_err_flg = {
    "AR_PI_PTI_ERR_FLG", AR_PI_PTI_ERR_FLG, 8, 1, _ar_pi_pti_err_flg_detail
};
static const generic_mmr_t _ar_pi_pti_err_clr = {
    "AR_PI_PTI_ERR_CLR", AR_PI_PTI_ERR_CLR, 8, 1, _ar_pi_pti_err_clr_detail
};
static const generic_mmr_t _ar_pi_pti_err_hss_msk = {
    "AR_PI_PTI_ERR_HSS_MSK", AR_PI_PTI_ERR_HSS_MSK, 8, 1, _ar_pi_pti_err_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pti_err_os_msk = {
    "AR_PI_PTI_ERR_OS_MSK", AR_PI_PTI_ERR_OS_MSK, 8, 1, _ar_pi_pti_err_os_msk_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_hss_msk = {
    "AR_PI_PTI_ERR_INFO_HSS_MSK", AR_PI_PTI_ERR_INFO_HSS_MSK, 8, 1, _ar_pi_pti_err_info_hss_msk_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_os_msk = {
    "AR_PI_PTI_ERR_INFO_OS_MSK", AR_PI_PTI_ERR_INFO_OS_MSK, 8, 1, _ar_pi_pti_err_info_os_msk_detail
};
static const generic_mmr_t _ar_pi_pti_err_first_flg = {
    "AR_PI_PTI_ERR_FIRST_FLG", AR_PI_PTI_ERR_FIRST_FLG, 8, 1, _ar_pi_pti_err_first_flg_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_mbe = {
    "AR_PI_PTI_ERR_INFO_MBE", AR_PI_PTI_ERR_INFO_MBE, 8, 1, _ar_pi_pti_err_info_mbe_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_sbe = {
    "AR_PI_PTI_ERR_INFO_SBE", AR_PI_PTI_ERR_INFO_SBE, 8, 1, _ar_pi_pti_err_info_sbe_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_hss_misc = {
    "AR_PI_PTI_ERR_INFO_HSS_MISC", AR_PI_PTI_ERR_INFO_HSS_MISC, 8, 1, _ar_pi_pti_err_info_hss_misc_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_hss_desc_lsqw = {
    "AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW", AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW, 8, 1, _ar_pi_pti_err_info_hss_desc_lsqw_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_hss_desc_msqw = {
    "AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW", AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW, 8, 1, _ar_pi_pti_err_info_hss_desc_msqw_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_os_misc = {
    "AR_PI_PTI_ERR_INFO_OS_MISC", AR_PI_PTI_ERR_INFO_OS_MISC, 8, 1, _ar_pi_pti_err_info_os_misc_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_os_desc_lsqw = {
    "AR_PI_PTI_ERR_INFO_OS_DESC_LSQW", AR_PI_PTI_ERR_INFO_OS_DESC_LSQW, 8, 1, _ar_pi_pti_err_info_os_desc_lsqw_detail
};
static const generic_mmr_t _ar_pi_pti_err_info_os_desc_msqw = {
    "AR_PI_PTI_ERR_INFO_OS_DESC_MSQW", AR_PI_PTI_ERR_INFO_OS_DESC_MSQW, 8, 1, _ar_pi_pti_err_info_os_desc_msqw_detail
};
static const generic_mmr_t _ar_pi_pti_nic_stall_duration = {
    "AR_PI_PTI_NIC_STALL_DURATION", AR_PI_PTI_NIC_STALL_DURATION, 8, 1, _ar_pi_pti_nic_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pti_lb_stall_duration = {
    "AR_PI_PTI_LB_STALL_DURATION", AR_PI_PTI_LB_STALL_DURATION, 8, 1, _ar_pi_pti_lb_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pti_orf_stall_duration = {
    "AR_PI_PTI_ORF_STALL_DURATION", AR_PI_PTI_ORF_STALL_DURATION, 8, 1, _ar_pi_pti_orf_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pti_hal_stall_duration = {
    "AR_PI_PTI_HAL_STALL_DURATION", AR_PI_PTI_HAL_STALL_DURATION, 8, 1, _ar_pi_pti_hal_stall_duration_detail
};
static const generic_mmr_t _ar_pi_pm_dbg_errinj_cntr_perr = {
    "AR_PI_PM_DBG_ERRINJ_CNTR_PERR", AR_PI_PM_DBG_ERRINJ_CNTR_PERR, 8, 1, _ar_pi_pm_dbg_errinj_cntr_perr_detail
};
static const generic_mmr_t _ar_pi_pm_err_info_cntr_perr = {
    "AR_PI_PM_ERR_INFO_CNTR_PERR", AR_PI_PM_ERR_INFO_CNTR_PERR, 8, 1, _ar_pi_pm_err_info_cntr_perr_detail
};
static const generic_mmr_t _ar_pi_pm_err_info_cntr_perr_cnt = {
    "AR_PI_PM_ERR_INFO_CNTR_PERR_CNT", AR_PI_PM_ERR_INFO_CNTR_PERR_CNT, 8, 1, _ar_pi_pm_err_info_cntr_perr_cnt_detail
};
static const generic_mmr_t _ar_pi_pm_event_cntr_ctrl = {
    "AR_PI_PM_EVENT_CNTR_CTRL", AR_PI_PM_EVENT_CNTR_CTRL, 8, 1, _ar_pi_pm_event_cntr_ctrl_detail
};
static const generic_mmr_t _ar_pi_sts_f0_msi_x_pba = {
    "AR_PI_STS_F0_MSI_X_PBA", AR_PI_STS_F0_MSI_X_PBA, 8, 1, _ar_pi_sts_f0_msi_x_pba_detail
};
static const generic_mmr_t _ar_pi_sts_f0_msi_x_irq_status = {
    "AR_PI_STS_F0_MSI_X_IRQ_STATUS", AR_PI_STS_F0_MSI_X_IRQ_STATUS, 8, 1, _ar_pi_sts_f0_msi_x_irq_status_detail
};
static const generic_mmr_t _ar_pi_sts_f1_msi_x_pba = {
    "AR_PI_STS_F1_MSI_X_PBA", AR_PI_STS_F1_MSI_X_PBA, 8, 1, _ar_pi_sts_f1_msi_x_pba_detail
};
static const generic_mmr_t _ar_pi_sts_f1_msi_x_irq_status = {
    "AR_PI_STS_F1_MSI_X_IRQ_STATUS", AR_PI_STS_F1_MSI_X_IRQ_STATUS, 8, 1, _ar_pi_sts_f1_msi_x_irq_status_detail
};
static const generic_mmr_t _ar_pi_sts_f2_msi_x_pba = {
    "AR_PI_STS_F2_MSI_X_PBA", AR_PI_STS_F2_MSI_X_PBA, 8, 1, _ar_pi_sts_f2_msi_x_pba_detail
};
static const generic_mmr_t _ar_pi_sts_f2_msi_x_irq_status = {
    "AR_PI_STS_F2_MSI_X_IRQ_STATUS", AR_PI_STS_F2_MSI_X_IRQ_STATUS, 8, 1, _ar_pi_sts_f2_msi_x_irq_status_detail
};
static const generic_mmr_t _ar_pi_sts_f3_msi_x_pba = {
    "AR_PI_STS_F3_MSI_X_PBA", AR_PI_STS_F3_MSI_X_PBA, 8, 1, _ar_pi_sts_f3_msi_x_pba_detail
};
static const generic_mmr_t _ar_pi_sts_f3_msi_x_irq_status = {
    "AR_PI_STS_F3_MSI_X_IRQ_STATUS", AR_PI_STS_F3_MSI_X_IRQ_STATUS, 8, 1, _ar_pi_sts_f3_msi_x_irq_status_detail
};

/*
 *  INSTALL AR PI MMRS
 */
static const generic_mmr_t* _ar_pi_mmrs[] _unused = {
    &_ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii,
    &_ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii,
    &_ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii,
    &_ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii,
    &_ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii,
    &_ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii,
    &_ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii,
    &_ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii,
    &_ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii,
    &_ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii,
    &_ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii,
    &_ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii,
    &_ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii,
    &_ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii,
    &_ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii,
    &_ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii,
    &_ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii,
    &_ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii,
    &_ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii,
    &_ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii,
    &_ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii,
    &_ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii,
    &_ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii,
    &_ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii,
    &_ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii,
    &_ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii,
    &_ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii,
    &_ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi,
    &_ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi,
    &_ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi,
    &_ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi,
    &_ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi,
    &_ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi,
    &_ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi,
    &_ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi,
    &_ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi,
    &_ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi,
    &_ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi,
    &_ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi,
    &_ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi,
    &_ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi,
    &_ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi,
    &_ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi,
    &_ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti,
    &_ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti,
    &_ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti,
    &_ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti,
    &_ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti,
    &_ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti,
    &_ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti,
    &_ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti,
    &_ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti,
    &_ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti,
    &_ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti,
    &_ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti,
    &_ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti,
    &_ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti,
    &_ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti,
    &_ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti,
    &_ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti,
    &_ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti,
    &_ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti,
    &_ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti,
    &_ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti,
    &_ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti,
    &_ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti,
    &_ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti,
    &_ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti,
    &_ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti,
    &_ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti,
    &_ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti,
    &_ar_pi_pti_treq_state_pclk_2_hi_pcie_pti,
    &_ar_pi_pti_treq_state_pclk_2_mid_pcie_pti,
    &_ar_pi_pti_treq_state_pclk_2_lo_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti,
    &_ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti,
    &_ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti,
    &_ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti,
    &_ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti,
    &_ar_pi_err_flg,
    &_ar_pi_err_clr,
    &_ar_pi_err_hss_msk,
    &_ar_pi_err_os_msk,
    &_ar_pi_err_first_flg,
    &_ar_pi_cfg_pmi_cfg,
    &_ar_pi_cfg_pmi_attr_ctl,
    &_ar_pi_cfg_pmi_tcg_cfg,
    &_ar_pi_cfg_pmi_tcg_map,
    &_ar_pi_cfg_pmi_tph_map_0,
    &_ar_pi_cfg_pmi_tph_map_1,
    &_ar_pi_cfg_pmi_tph_map_2,
    &_ar_pi_cfg_pmi_tph_map_3,
    &_ar_pi_cfg_pmi_tph_map_4,
    &_ar_pi_cfg_pmi_tph_map_5,
    &_ar_pi_cfg_pmi_tph_map_6,
    &_ar_pi_cfg_pmi_tph_map_7,
    &_ar_pi_cfg_pmi_zbr_adr_0,
    &_ar_pi_cfg_pmi_zbr_adr_1,
    &_ar_pi_cfg_pmi_zbr_adr_2,
    &_ar_pi_cfg_pmi_zbr_adr_3,
    &_ar_pi_cfg_pmi_zbr_adr_4,
    &_ar_pi_cfg_pmi_zbr_adr_5,
    &_ar_pi_cfg_pmi_zbr_adr_6,
    &_ar_pi_cfg_pmi_zbr_adr_7,
    &_ar_pi_cfg_pmi_scrub,
    &_ar_pi_cfg_pmi_traffic_shape,
    &_ar_pi_pmi_dbg_errinj_reqtrans,
    &_ar_pi_pmi_dbg_errinj_prsp,
    &_ar_pi_pmi_err_flg,
    &_ar_pi_pmi_err_clr,
    &_ar_pi_pmi_err_hss_msk,
    &_ar_pi_pmi_err_os_msk,
    &_ar_pi_pmi_err_first_flg,
    &_ar_pi_pmi_fifo_err_flg,
    &_ar_pi_pmi_fifo_err_clr,
    &_ar_pi_pmi_fifo_err_hss_msk,
    &_ar_pi_pmi_fifo_err_os_msk,
    &_ar_pi_pmi_fifo_err_first_flg,
    &_ar_pi_pmi_mbe_err_info,
    &_ar_pi_pmi_sbe_err_info,
    &_ar_pi_pmi_ptid_stall_duration,
    &_ar_pi_pmi_irsp_stall_duration,
    &_ar_pi_pmi_nrsp_stall_duration,
    &_ar_pi_pii_cfg,
    &_ar_pi_pii_dbg_errinj_ram,
    &_ar_pi_pii_err_flg,
    &_ar_pi_pii_err_clr,
    &_ar_pi_pii_err_hss_msk,
    &_ar_pi_pii_err_os_msk,
    &_ar_pi_pii_err_first_flg,
    &_ar_pi_pii_err_info_mbe,
    &_ar_pi_pii_err_info_sbe,
    &_ar_pi_pti_cfg,
    &_ar_pi_pti_dbg_errinj_fifo,
    &_ar_pi_pti_dbg_errinj_cmpl_poison,
    &_ar_pi_pti_err_flg,
    &_ar_pi_pti_err_clr,
    &_ar_pi_pti_err_hss_msk,
    &_ar_pi_pti_err_os_msk,
    &_ar_pi_pti_err_info_hss_msk,
    &_ar_pi_pti_err_info_os_msk,
    &_ar_pi_pti_err_first_flg,
    &_ar_pi_pti_err_info_mbe,
    &_ar_pi_pti_err_info_sbe,
    &_ar_pi_pti_err_info_hss_misc,
    &_ar_pi_pti_err_info_hss_desc_lsqw,
    &_ar_pi_pti_err_info_hss_desc_msqw,
    &_ar_pi_pti_err_info_os_misc,
    &_ar_pi_pti_err_info_os_desc_lsqw,
    &_ar_pi_pti_err_info_os_desc_msqw,
    &_ar_pi_pti_nic_stall_duration,
    &_ar_pi_pti_lb_stall_duration,
    &_ar_pi_pti_orf_stall_duration,
    &_ar_pi_pti_hal_stall_duration,
    &_ar_pi_pm_dbg_errinj_cntr_perr,
    &_ar_pi_pm_err_info_cntr_perr,
    &_ar_pi_pm_err_info_cntr_perr_cnt,
    &_ar_pi_pm_event_cntr_ctrl,
    &_ar_pi_sts_f0_msi_x_pba,
    &_ar_pi_sts_f0_msi_x_irq_status,
    &_ar_pi_sts_f1_msi_x_pba,
    &_ar_pi_sts_f1_msi_x_irq_status,
    &_ar_pi_sts_f2_msi_x_pba,
    &_ar_pi_sts_f2_msi_x_irq_status,
    &_ar_pi_sts_f3_msi_x_pba,
    &_ar_pi_sts_f3_msi_x_irq_status,
    NULL
};

#endif
