<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_tc0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_tc0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__tc0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afd77da2a7fe53873029d604f2bce750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#afd77da2a7fe53873029d604f2bce750f">REG_TC0_CCR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080000U)</td></tr>
<tr class="memdesc:afd77da2a7fe53873029d604f2bce750f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 0)  <a href="#afd77da2a7fe53873029d604f2bce750f">More...</a><br /></td></tr>
<tr class="separator:afd77da2a7fe53873029d604f2bce750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6097c49c51989e4006fea9db06c77d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a6097c49c51989e4006fea9db06c77d43">REG_TC0_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080004U)</td></tr>
<tr class="memdesc:a6097c49c51989e4006fea9db06c77d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 0)  <a href="#a6097c49c51989e4006fea9db06c77d43">More...</a><br /></td></tr>
<tr class="separator:a6097c49c51989e4006fea9db06c77d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff547360bdb413f6448c20bb17e29a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#aff547360bdb413f6448c20bb17e29a72">REG_TC0_SMMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080008U)</td></tr>
<tr class="memdesc:aff547360bdb413f6448c20bb17e29a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 0)  <a href="#aff547360bdb413f6448c20bb17e29a72">More...</a><br /></td></tr>
<tr class="separator:aff547360bdb413f6448c20bb17e29a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba93fe0a91746d0ec97e6c1679d301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#aba93fe0a91746d0ec97e6c1679d301ae">REG_TC0_CV0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080010U)</td></tr>
<tr class="memdesc:aba93fe0a91746d0ec97e6c1679d301ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 0)  <a href="#aba93fe0a91746d0ec97e6c1679d301ae">More...</a><br /></td></tr>
<tr class="separator:aba93fe0a91746d0ec97e6c1679d301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#afd0383e08e1f5bc43aa4552caf14fb6d">REG_TC0_RA0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080014U)</td></tr>
<tr class="memdesc:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 0)  <a href="#afd0383e08e1f5bc43aa4552caf14fb6d">More...</a><br /></td></tr>
<tr class="separator:afd0383e08e1f5bc43aa4552caf14fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e91f2a08eeec3c0c50925efb9f36287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a2e91f2a08eeec3c0c50925efb9f36287">REG_TC0_RB0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080018U)</td></tr>
<tr class="memdesc:a2e91f2a08eeec3c0c50925efb9f36287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 0)  <a href="#a2e91f2a08eeec3c0c50925efb9f36287">More...</a><br /></td></tr>
<tr class="separator:a2e91f2a08eeec3c0c50925efb9f36287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad705c1a1bd6a595d6499e018b32d5872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ad705c1a1bd6a595d6499e018b32d5872">REG_TC0_RC0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008001CU)</td></tr>
<tr class="memdesc:ad705c1a1bd6a595d6499e018b32d5872"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 0)  <a href="#ad705c1a1bd6a595d6499e018b32d5872">More...</a><br /></td></tr>
<tr class="separator:ad705c1a1bd6a595d6499e018b32d5872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3525b72ad9cd473c4ad5284755af937a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a3525b72ad9cd473c4ad5284755af937a">REG_TC0_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080020U)</td></tr>
<tr class="memdesc:a3525b72ad9cd473c4ad5284755af937a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 0)  <a href="#a3525b72ad9cd473c4ad5284755af937a">More...</a><br /></td></tr>
<tr class="separator:a3525b72ad9cd473c4ad5284755af937a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87df9a1ef7999299d3447e7d47db2840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a87df9a1ef7999299d3447e7d47db2840">REG_TC0_IER0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080024U)</td></tr>
<tr class="memdesc:a87df9a1ef7999299d3447e7d47db2840"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 0)  <a href="#a87df9a1ef7999299d3447e7d47db2840">More...</a><br /></td></tr>
<tr class="separator:a87df9a1ef7999299d3447e7d47db2840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b658605e9b79b26189054daecf64d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a4b658605e9b79b26189054daecf64d34">REG_TC0_IDR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080028U)</td></tr>
<tr class="memdesc:a4b658605e9b79b26189054daecf64d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 0)  <a href="#a4b658605e9b79b26189054daecf64d34">More...</a><br /></td></tr>
<tr class="separator:a4b658605e9b79b26189054daecf64d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c790cdec966a9844b6812eb5e4a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a32c790cdec966a9844b6812eb5e4a70d">REG_TC0_IMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008002CU)</td></tr>
<tr class="memdesc:a32c790cdec966a9844b6812eb5e4a70d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 0)  <a href="#a32c790cdec966a9844b6812eb5e4a70d">More...</a><br /></td></tr>
<tr class="separator:a32c790cdec966a9844b6812eb5e4a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570541fc30f4a018a21c43b635f25aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a570541fc30f4a018a21c43b635f25aed">REG_TC0_CCR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080040U)</td></tr>
<tr class="memdesc:a570541fc30f4a018a21c43b635f25aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 1)  <a href="#a570541fc30f4a018a21c43b635f25aed">More...</a><br /></td></tr>
<tr class="separator:a570541fc30f4a018a21c43b635f25aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c7936ccd72c85a08b753e5933f7371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a90c7936ccd72c85a08b753e5933f7371">REG_TC0_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080044U)</td></tr>
<tr class="memdesc:a90c7936ccd72c85a08b753e5933f7371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 1)  <a href="#a90c7936ccd72c85a08b753e5933f7371">More...</a><br /></td></tr>
<tr class="separator:a90c7936ccd72c85a08b753e5933f7371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a6dba3854aab3e8b393c5fe1eff5a67bd">REG_TC0_SMMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080048U)</td></tr>
<tr class="memdesc:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 1)  <a href="#a6dba3854aab3e8b393c5fe1eff5a67bd">More...</a><br /></td></tr>
<tr class="separator:a6dba3854aab3e8b393c5fe1eff5a67bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a2ba2a9ac7c0692e915bf376caf4d8df0">REG_TC0_CV1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080050U)</td></tr>
<tr class="memdesc:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 1)  <a href="#a2ba2a9ac7c0692e915bf376caf4d8df0">More...</a><br /></td></tr>
<tr class="separator:a2ba2a9ac7c0692e915bf376caf4d8df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd01690a3873f91858f3383753bddd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#abd01690a3873f91858f3383753bddd3a">REG_TC0_RA1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080054U)</td></tr>
<tr class="memdesc:abd01690a3873f91858f3383753bddd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 1)  <a href="#abd01690a3873f91858f3383753bddd3a">More...</a><br /></td></tr>
<tr class="separator:abd01690a3873f91858f3383753bddd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5074b14e0bb997bb4461cb1af7137137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a5074b14e0bb997bb4461cb1af7137137">REG_TC0_RB1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080058U)</td></tr>
<tr class="memdesc:a5074b14e0bb997bb4461cb1af7137137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 1)  <a href="#a5074b14e0bb997bb4461cb1af7137137">More...</a><br /></td></tr>
<tr class="separator:a5074b14e0bb997bb4461cb1af7137137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553cce384fdcc7c77807dc08190f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a1553cce384fdcc7c77807dc08190f3a0">REG_TC0_RC1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008005CU)</td></tr>
<tr class="memdesc:a1553cce384fdcc7c77807dc08190f3a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 1)  <a href="#a1553cce384fdcc7c77807dc08190f3a0">More...</a><br /></td></tr>
<tr class="separator:a1553cce384fdcc7c77807dc08190f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30834e48b04d22ce3572c8ffd64ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ab30834e48b04d22ce3572c8ffd64ab58">REG_TC0_SR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080060U)</td></tr>
<tr class="memdesc:ab30834e48b04d22ce3572c8ffd64ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 1)  <a href="#ab30834e48b04d22ce3572c8ffd64ab58">More...</a><br /></td></tr>
<tr class="separator:ab30834e48b04d22ce3572c8ffd64ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#acbfe2cf8ce8b47ee0878f08c39407d89">REG_TC0_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080064U)</td></tr>
<tr class="memdesc:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 1)  <a href="#acbfe2cf8ce8b47ee0878f08c39407d89">More...</a><br /></td></tr>
<tr class="separator:acbfe2cf8ce8b47ee0878f08c39407d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff1121136dbff5ad2183eee1962c59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a9ff1121136dbff5ad2183eee1962c59f">REG_TC0_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080068U)</td></tr>
<tr class="memdesc:a9ff1121136dbff5ad2183eee1962c59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 1)  <a href="#a9ff1121136dbff5ad2183eee1962c59f">More...</a><br /></td></tr>
<tr class="separator:a9ff1121136dbff5ad2183eee1962c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a5a1a6ab961618f78bf6310efebc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a10a5a1a6ab961618f78bf6310efebc56">REG_TC0_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008006CU)</td></tr>
<tr class="memdesc:a10a5a1a6ab961618f78bf6310efebc56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 1)  <a href="#a10a5a1a6ab961618f78bf6310efebc56">More...</a><br /></td></tr>
<tr class="separator:a10a5a1a6ab961618f78bf6310efebc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a20ac375d4bbd9ccbd7dfba8b92e8abf3">REG_TC0_CCR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080080U)</td></tr>
<tr class="memdesc:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 2)  <a href="#a20ac375d4bbd9ccbd7dfba8b92e8abf3">More...</a><br /></td></tr>
<tr class="separator:a20ac375d4bbd9ccbd7dfba8b92e8abf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395faad4889d75ac19567ecbea27b99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a395faad4889d75ac19567ecbea27b99b">REG_TC0_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080084U)</td></tr>
<tr class="memdesc:a395faad4889d75ac19567ecbea27b99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 2)  <a href="#a395faad4889d75ac19567ecbea27b99b">More...</a><br /></td></tr>
<tr class="separator:a395faad4889d75ac19567ecbea27b99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a2cca920e670c39a8cce9cfffacbe4d4b">REG_TC0_SMMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080088U)</td></tr>
<tr class="memdesc:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 2)  <a href="#a2cca920e670c39a8cce9cfffacbe4d4b">More...</a><br /></td></tr>
<tr class="separator:a2cca920e670c39a8cce9cfffacbe4d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bd9b928da08edc64a5525eb350730a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a23bd9b928da08edc64a5525eb350730a">REG_TC0_CV2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080090U)</td></tr>
<tr class="memdesc:a23bd9b928da08edc64a5525eb350730a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Counter Value (channel = 2)  <a href="#a23bd9b928da08edc64a5525eb350730a">More...</a><br /></td></tr>
<tr class="separator:a23bd9b928da08edc64a5525eb350730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469cbc924a77485694872c178b8c32c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a469cbc924a77485694872c178b8c32c3">REG_TC0_RA2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080094U)</td></tr>
<tr class="memdesc:a469cbc924a77485694872c178b8c32c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register A (channel = 2)  <a href="#a469cbc924a77485694872c178b8c32c3">More...</a><br /></td></tr>
<tr class="separator:a469cbc924a77485694872c178b8c32c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78067296969a5d0d7c02cf287873890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ab78067296969a5d0d7c02cf287873890">REG_TC0_RB2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080098U)</td></tr>
<tr class="memdesc:ab78067296969a5d0d7c02cf287873890"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register B (channel = 2)  <a href="#ab78067296969a5d0d7c02cf287873890">More...</a><br /></td></tr>
<tr class="separator:ab78067296969a5d0d7c02cf287873890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a3abfcdfcc1430b84a83dd3b57cb91040">REG_TC0_RC2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008009CU)</td></tr>
<tr class="memdesc:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Register C (channel = 2)  <a href="#a3abfcdfcc1430b84a83dd3b57cb91040">More...</a><br /></td></tr>
<tr class="separator:a3abfcdfcc1430b84a83dd3b57cb91040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556c20cf09830000cd9efca327850bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a1556c20cf09830000cd9efca327850bf">REG_TC0_SR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800A0U)</td></tr>
<tr class="memdesc:a1556c20cf09830000cd9efca327850bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Status Register (channel = 2)  <a href="#a1556c20cf09830000cd9efca327850bf">More...</a><br /></td></tr>
<tr class="separator:a1556c20cf09830000cd9efca327850bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a933171746e6d262f68b559379619a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a77a933171746e6d262f68b559379619a">REG_TC0_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800A4U)</td></tr>
<tr class="memdesc:a77a933171746e6d262f68b559379619a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 2)  <a href="#a77a933171746e6d262f68b559379619a">More...</a><br /></td></tr>
<tr class="separator:a77a933171746e6d262f68b559379619a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f779a5cd4b66111d5b096438173a3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a2f779a5cd4b66111d5b096438173a3d0">REG_TC0_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800A8U)</td></tr>
<tr class="memdesc:a2f779a5cd4b66111d5b096438173a3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 2)  <a href="#a2f779a5cd4b66111d5b096438173a3d0">More...</a><br /></td></tr>
<tr class="separator:a2f779a5cd4b66111d5b096438173a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f2d365547ede943662ed5a001cede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a75f2d365547ede943662ed5a001cede3">REG_TC0_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800ACU)</td></tr>
<tr class="memdesc:a75f2d365547ede943662ed5a001cede3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 2)  <a href="#a75f2d365547ede943662ed5a001cede3">More...</a><br /></td></tr>
<tr class="separator:a75f2d365547ede943662ed5a001cede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#af096caa1d4bec9dbcd766f11cf6c0e8b">REG_TC0_BCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800C0U)</td></tr>
<tr class="memdesc:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Block Control Register  <a href="#af096caa1d4bec9dbcd766f11cf6c0e8b">More...</a><br /></td></tr>
<tr class="separator:af096caa1d4bec9dbcd766f11cf6c0e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb353a6df3727703a168f2dbca0f58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a3fb353a6df3727703a168f2dbca0f58a">REG_TC0_BMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800C4U)</td></tr>
<tr class="memdesc:a3fb353a6df3727703a168f2dbca0f58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Block Mode Register  <a href="#a3fb353a6df3727703a168f2dbca0f58a">More...</a><br /></td></tr>
<tr class="separator:a3fb353a6df3727703a168f2dbca0f58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1482a6684e5b8530e81b1499ad1b2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ab1482a6684e5b8530e81b1499ad1b2af">REG_TC0_QIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800C8U)</td></tr>
<tr class="memdesc:ab1482a6684e5b8530e81b1499ad1b2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) QDEC Interrupt Enable Register  <a href="#ab1482a6684e5b8530e81b1499ad1b2af">More...</a><br /></td></tr>
<tr class="separator:ab1482a6684e5b8530e81b1499ad1b2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4323ff3d675a18d5615b89174b9b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ade4323ff3d675a18d5615b89174b9b1c">REG_TC0_QIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800CCU)</td></tr>
<tr class="memdesc:ade4323ff3d675a18d5615b89174b9b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) QDEC Interrupt Disable Register  <a href="#ade4323ff3d675a18d5615b89174b9b1c">More...</a><br /></td></tr>
<tr class="separator:ade4323ff3d675a18d5615b89174b9b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f9786b735b3ff7264846b0e39af535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a17f9786b735b3ff7264846b0e39af535">REG_TC0_QIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800D0U)</td></tr>
<tr class="memdesc:a17f9786b735b3ff7264846b0e39af535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) QDEC Interrupt Mask Register  <a href="#a17f9786b735b3ff7264846b0e39af535">More...</a><br /></td></tr>
<tr class="separator:a17f9786b735b3ff7264846b0e39af535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c77fd250529ce211a9fb42e99dcea36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a0c77fd250529ce211a9fb42e99dcea36">REG_TC0_QISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800D4U)</td></tr>
<tr class="memdesc:a0c77fd250529ce211a9fb42e99dcea36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) QDEC Interrupt Status Register  <a href="#a0c77fd250529ce211a9fb42e99dcea36">More...</a><br /></td></tr>
<tr class="separator:a0c77fd250529ce211a9fb42e99dcea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c25a74458622a09c16a172769fd301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#ae4c25a74458622a09c16a172769fd301">REG_TC0_FMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800D8U)</td></tr>
<tr class="memdesc:ae4c25a74458622a09c16a172769fd301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Fault Mode Register  <a href="#ae4c25a74458622a09c16a172769fd301">More...</a><br /></td></tr>
<tr class="separator:ae4c25a74458622a09c16a172769fd301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc0_8h.html#a6c2c432a4595a3c53a8c8f8003bf50cd">REG_TC0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800E4U)</td></tr>
<tr class="memdesc:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC0) Write Protect Mode Register  <a href="#a6c2c432a4595a3c53a8c8f8003bf50cd">More...</a><br /></td></tr>
<tr class="separator:a6c2c432a4595a3c53a8c8f8003bf50cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af096caa1d4bec9dbcd766f11cf6c0e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af096caa1d4bec9dbcd766f11cf6c0e8b">&#9670;&nbsp;</a></span>REG_TC0_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_BCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Block Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00114">114</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a3fb353a6df3727703a168f2dbca0f58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb353a6df3727703a168f2dbca0f58a">&#9670;&nbsp;</a></span>REG_TC0_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_BMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Block Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00115">115</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="afd77da2a7fe53873029d604f2bce750f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd77da2a7fe53873029d604f2bce750f">&#9670;&nbsp;</a></span>REG_TC0_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00081">81</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a570541fc30f4a018a21c43b635f25aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570541fc30f4a018a21c43b635f25aed">&#9670;&nbsp;</a></span>REG_TC0_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00092">92</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a20ac375d4bbd9ccbd7dfba8b92e8abf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ac375d4bbd9ccbd7dfba8b92e8abf3">&#9670;&nbsp;</a></span>REG_TC0_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CCR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Control Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00103">103</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a6097c49c51989e4006fea9db06c77d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6097c49c51989e4006fea9db06c77d43">&#9670;&nbsp;</a></span>REG_TC0_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00082">82</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a90c7936ccd72c85a08b753e5933f7371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c7936ccd72c85a08b753e5933f7371">&#9670;&nbsp;</a></span>REG_TC0_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00093">93</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a395faad4889d75ac19567ecbea27b99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395faad4889d75ac19567ecbea27b99b">&#9670;&nbsp;</a></span>REG_TC0_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Channel Mode Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00104">104</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="aba93fe0a91746d0ec97e6c1679d301ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba93fe0a91746d0ec97e6c1679d301ae">&#9670;&nbsp;</a></span>REG_TC0_CV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00084">84</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a2ba2a9ac7c0692e915bf376caf4d8df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba2a9ac7c0692e915bf376caf4d8df0">&#9670;&nbsp;</a></span>REG_TC0_CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00095">95</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a23bd9b928da08edc64a5525eb350730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23bd9b928da08edc64a5525eb350730a">&#9670;&nbsp;</a></span>REG_TC0_CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_CV2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Counter Value (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00106">106</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ae4c25a74458622a09c16a172769fd301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c25a74458622a09c16a172769fd301">&#9670;&nbsp;</a></span>REG_TC0_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_FMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00120">120</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a4b658605e9b79b26189054daecf64d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b658605e9b79b26189054daecf64d34">&#9670;&nbsp;</a></span>REG_TC0_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00090">90</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a9ff1121136dbff5ad2183eee1962c59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff1121136dbff5ad2183eee1962c59f">&#9670;&nbsp;</a></span>REG_TC0_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00101">101</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a2f779a5cd4b66111d5b096438173a3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f779a5cd4b66111d5b096438173a3d0">&#9670;&nbsp;</a></span>REG_TC0_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Disable Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00112">112</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a87df9a1ef7999299d3447e7d47db2840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87df9a1ef7999299d3447e7d47db2840">&#9670;&nbsp;</a></span>REG_TC0_IER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00089">89</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="acbfe2cf8ce8b47ee0878f08c39407d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfe2cf8ce8b47ee0878f08c39407d89">&#9670;&nbsp;</a></span>REG_TC0_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40080064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00100">100</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a77a933171746e6d262f68b559379619a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a933171746e6d262f68b559379619a">&#9670;&nbsp;</a></span>REG_TC0_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IER2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Enable Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00111">111</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a32c790cdec966a9844b6812eb5e4a70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c790cdec966a9844b6812eb5e4a70d">&#9670;&nbsp;</a></span>REG_TC0_IMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00091">91</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a10a5a1a6ab961618f78bf6310efebc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a5a1a6ab961618f78bf6310efebc56">&#9670;&nbsp;</a></span>REG_TC0_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008006CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00102">102</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a75f2d365547ede943662ed5a001cede3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f2d365547ede943662ed5a001cede3">&#9670;&nbsp;</a></span>REG_TC0_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_IMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Interrupt Mask Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00113">113</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ade4323ff3d675a18d5615b89174b9b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4323ff3d675a18d5615b89174b9b1c">&#9670;&nbsp;</a></span>REG_TC0_QIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_QIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) QDEC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00117">117</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ab1482a6684e5b8530e81b1499ad1b2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1482a6684e5b8530e81b1499ad1b2af">&#9670;&nbsp;</a></span>REG_TC0_QIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_QIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400800C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) QDEC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00116">116</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a17f9786b735b3ff7264846b0e39af535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f9786b735b3ff7264846b0e39af535">&#9670;&nbsp;</a></span>REG_TC0_QIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_QIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) QDEC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00118">118</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a0c77fd250529ce211a9fb42e99dcea36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c77fd250529ce211a9fb42e99dcea36">&#9670;&nbsp;</a></span>REG_TC0_QISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_QISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) QDEC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00119">119</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="afd0383e08e1f5bc43aa4552caf14fb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0383e08e1f5bc43aa4552caf14fb6d">&#9670;&nbsp;</a></span>REG_TC0_RA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00085">85</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="abd01690a3873f91858f3383753bddd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd01690a3873f91858f3383753bddd3a">&#9670;&nbsp;</a></span>REG_TC0_RA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00096">96</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a469cbc924a77485694872c178b8c32c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469cbc924a77485694872c178b8c32c3">&#9670;&nbsp;</a></span>REG_TC0_RA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RA2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register A (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00107">107</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a2e91f2a08eeec3c0c50925efb9f36287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e91f2a08eeec3c0c50925efb9f36287">&#9670;&nbsp;</a></span>REG_TC0_RB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00086">86</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a5074b14e0bb997bb4461cb1af7137137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5074b14e0bb997bb4461cb1af7137137">&#9670;&nbsp;</a></span>REG_TC0_RB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00097">97</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ab78067296969a5d0d7c02cf287873890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78067296969a5d0d7c02cf287873890">&#9670;&nbsp;</a></span>REG_TC0_RB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RB2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register B (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00108">108</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ad705c1a1bd6a595d6499e018b32d5872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad705c1a1bd6a595d6499e018b32d5872">&#9670;&nbsp;</a></span>REG_TC0_RC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00087">87</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a1553cce384fdcc7c77807dc08190f3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1553cce384fdcc7c77807dc08190f3a0">&#9670;&nbsp;</a></span>REG_TC0_RC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008005CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00098">98</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a3abfcdfcc1430b84a83dd3b57cb91040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abfcdfcc1430b84a83dd3b57cb91040">&#9670;&nbsp;</a></span>REG_TC0_RC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_RC2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008009CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Register C (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00109">109</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="aff547360bdb413f6448c20bb17e29a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff547360bdb413f6448c20bb17e29a72">&#9670;&nbsp;</a></span>REG_TC0_SMMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00083">83</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a6dba3854aab3e8b393c5fe1eff5a67bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dba3854aab3e8b393c5fe1eff5a67bd">&#9670;&nbsp;</a></span>REG_TC0_SMMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00094">94</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a2cca920e670c39a8cce9cfffacbe4d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cca920e670c39a8cce9cfffacbe4d4b">&#9670;&nbsp;</a></span>REG_TC0_SMMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SMMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40080088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Stepper Motor Mode Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00105">105</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a3525b72ad9cd473c4ad5284755af937a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3525b72ad9cd473c4ad5284755af937a">&#9670;&nbsp;</a></span>REG_TC0_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00088">88</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="ab30834e48b04d22ce3572c8ffd64ab58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30834e48b04d22ce3572c8ffd64ab58">&#9670;&nbsp;</a></span>REG_TC0_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40080060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00099">99</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a1556c20cf09830000cd9efca327850bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556c20cf09830000cd9efca327850bf">&#9670;&nbsp;</a></span>REG_TC0_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_SR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400800A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Status Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00110">110</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
<a id="a6c2c432a4595a3c53a8c8f8003bf50cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2c432a4595a3c53a8c8f8003bf50cd">&#9670;&nbsp;</a></span>REG_TC0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC0_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400800E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC0) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc0_8h_source.html#l00121">121</a> of file <a class="el" href="instance__tc0_8h_source.html">instance_tc0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
