Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 24 17:51:34 2023
| Host         : Rhaudtjd-MSI-GE63VR-7RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                       Violations  
-------  --------  --------------------------------  ----------  
HPDR-1   Warning   Port pin direction inconsistency  4           
LUTAR-1  Warning   LUT drives async reset alert      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.174        0.000                      0                  127        0.177        0.000                      0                  127        3.000        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.174        0.000                      0                  127        0.177        0.000                      0                  127       19.363        0.000                       0                    94  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.174ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.200ns (18.784%)  route 5.188ns (81.216%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.826    -0.926    keypad_inst/CLK
    SLICE_X1Y17          FDCE                                         r  keypad_inst/sclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.470 r  keypad_inst/sclk_reg[6]/Q
                         net (fo=26, routed)          1.712     1.242    keypad_inst/sclk[6]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     1.366 f  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.263     1.629    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.753 r  keypad_inst/sclk[31]_i_27/O
                         net (fo=1, routed)           0.151     1.904    keypad_inst/sclk[31]_i_27_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.028 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.351     2.380    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.504 r  keypad_inst/sclk[31]_i_15/O
                         net (fo=1, routed)           0.579     3.082    keypad_inst/sclk[31]_i_15_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          2.133     5.339    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.124     5.463 r  keypad_inst/sclk[28]_i_1/O
                         net (fo=1, routed)           0.000     5.463    keypad_inst/sclk[28]_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    38.162    keypad_inst/CLK
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[28]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)        0.031    38.637    keypad_inst/sclk_reg[28]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                 33.174    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.200ns (19.531%)  route 4.944ns (80.469%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.869     5.092    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124     5.216 r  keypad_inst/sclk[29]_i_1/O
                         net (fo=1, routed)           0.000     5.216    keypad_inst/sclk[29]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.641    38.161    keypad_inst/CLK
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[29]/C
                         clock pessimism              0.608    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.029    38.634    keypad_inst/sclk_reg[29]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                 33.418    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.200ns (19.524%)  route 4.946ns (80.476%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.871     5.094    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124     5.218 r  keypad_inst/sclk[30]_i_1/O
                         net (fo=1, routed)           0.000     5.218    keypad_inst/sclk[30]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.641    38.161    keypad_inst/CLK
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[30]/C
                         clock pessimism              0.608    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.031    38.636    keypad_inst/sclk_reg[30]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 33.418    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.200ns (19.604%)  route 4.921ns (80.396%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.846     5.068    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.124     5.192 r  keypad_inst/sclk[27]_i_1/O
                         net (fo=1, routed)           0.000     5.192    keypad_inst/sclk[27]_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    38.162    keypad_inst/CLK
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[27]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)        0.031    38.637    keypad_inst/sclk_reg[27]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.577ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.200ns (20.047%)  route 4.786ns (79.953%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.711     4.933    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     5.057 r  keypad_inst/sclk[17]_i_1/O
                         net (fo=1, routed)           0.000     5.057    keypad_inst/sclk[17]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    38.162    keypad_inst/CLK
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[17]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.029    38.635    keypad_inst/sclk_reg[17]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                 33.577    

Slack (MET) :             33.577ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.200ns (20.040%)  route 4.788ns (79.960%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.713     4.935    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     5.059 r  keypad_inst/sclk[25]_i_1/O
                         net (fo=1, routed)           0.000     5.059    keypad_inst/sclk[25]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    38.162    keypad_inst/CLK
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[25]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.031    38.637    keypad_inst/sclk_reg[25]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.577    

Slack (MET) :             33.585ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.200ns (20.070%)  route 4.779ns (79.930%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.704     4.927    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124     5.051 r  keypad_inst/sclk[31]_i_1/O
                         net (fo=1, routed)           0.000     5.051    keypad_inst/sclk[31]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.641    38.161    keypad_inst/CLK
    SLICE_X3Y23          FDCE                                         r  keypad_inst/sclk_reg[31]/C
                         clock pessimism              0.608    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.031    38.636    keypad_inst/sclk_reg[31]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 33.585    

Slack (MET) :             33.626ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.200ns (20.220%)  route 4.735ns (79.780%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.826    -0.926    keypad_inst/CLK
    SLICE_X1Y17          FDCE                                         r  keypad_inst/sclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.470 r  keypad_inst/sclk_reg[6]/Q
                         net (fo=26, routed)          1.712     1.242    keypad_inst/sclk[6]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     1.366 f  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.263     1.629    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.753 r  keypad_inst/sclk[31]_i_27/O
                         net (fo=1, routed)           0.151     1.904    keypad_inst/sclk[31]_i_27_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.028 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.351     2.380    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.504 r  keypad_inst/sclk[31]_i_15/O
                         net (fo=1, routed)           0.579     3.082    keypad_inst/sclk[31]_i_15_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.206 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.679     4.885    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.124     5.009 r  keypad_inst/sclk[26]_i_1/O
                         net (fo=1, routed)           0.000     5.009    keypad_inst/sclk[26]_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.642    38.162    keypad_inst/CLK
    SLICE_X1Y22          FDCE                                         r  keypad_inst/sclk_reg[26]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X1Y22          FDCE (Setup_fdce_C_D)        0.029    38.635    keypad_inst/sclk_reg[26]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 33.626    

Slack (MET) :             33.738ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.200ns (20.594%)  route 4.627ns (79.406%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.552     4.774    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     4.898 r  keypad_inst/sclk[22]_i_1/O
                         net (fo=1, routed)           0.000     4.898    keypad_inst/sclk[22]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  keypad_inst/sclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.644    38.164    keypad_inst/CLK
    SLICE_X3Y21          FDCE                                         r  keypad_inst/sclk_reg[22]/C
                         clock pessimism              0.608    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.029    38.637    keypad_inst/sclk_reg[22]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 33.738    

Slack (MET) :             33.738ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.200ns (20.586%)  route 4.629ns (79.414%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.326     0.853    keypad_inst/sclk[16]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     0.977 f  keypad_inst/keypad_out[4]_i_15/O
                         net (fo=2, routed)           0.447     1.424    keypad_inst/keypad_out[4]_i_15_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.548 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.452     2.000    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.124 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.491     2.615    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.739 r  keypad_inst/sclk[31]_i_13/O
                         net (fo=1, routed)           0.360     3.099    keypad_inst/sclk[31]_i_13_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.223 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.554     4.776    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     4.900 r  keypad_inst/sclk[23]_i_1/O
                         net (fo=1, routed)           0.000     4.900    keypad_inst/sclk[23]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  keypad_inst/sclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.644    38.164    keypad_inst/CLK
    SLICE_X3Y21          FDCE                                         r  keypad_inst/sclk_reg[23]/C
                         clock pessimism              0.608    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.031    38.639    keypad_inst/sclk_reg[23]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 33.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.615    -0.395    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.148    -0.247 r  keypad_inst/keypad_out_reg[2]/Q
                         net (fo=1, routed)           0.059    -0.188    debounce_inst/Q[2]
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.017    -0.365    debounce_inst/btn_in_d_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.615    -0.395    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.231 r  keypad_inst/keypad_out_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.121    debounce_inst/Q[3]
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.072    -0.310    debounce_inst/btn_in_d_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.839%)  route 0.156ns (45.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    sync_inst/clk_out1
    SLICE_X3Y34          FDCE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  sync_inst/c_v_reg[1]/Q
                         net (fo=18, routed)          0.156    -0.094    sync_inst/c_v[1]
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.048    -0.046 r  sync_inst/c_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    sync_inst/c_v_1[3]
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[3]/C
                         clock pessimism              0.111    -0.378    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.131    -0.247    sync_inst/c_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.615    -0.395    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.231 r  keypad_inst/keypad_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.114    debounce_inst/Q[1]
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.066    -0.316    debounce_inst/btn_in_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.442%)  route 0.156ns (45.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    sync_inst/clk_out1
    SLICE_X3Y34          FDCE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  sync_inst/c_v_reg[1]/Q
                         net (fo=18, routed)          0.156    -0.094    sync_inst/c_v[1]
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.045    -0.049 r  sync_inst/c_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    sync_inst/c_v_1[2]
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[2]/C
                         clock pessimism              0.111    -0.378    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120    -0.258    sync_inst/c_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.615    -0.395    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  debounce_inst/btn_in_d_reg[1][0]/Q
                         net (fo=2, routed)           0.144    -0.110    debounce_inst/btn_in_d_reg[1][0]
    SLICE_X4Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.495    debounce_inst/clk_out1
    SLICE_X4Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[2][0]/C
                         clock pessimism              0.113    -0.382    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.052    -0.330    debounce_inst/btn_in_d_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.205%)  route 0.187ns (49.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    keypad_inst/CLK
    SLICE_X5Y18          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.253 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.187    -0.065    keypad_inst/pressed
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.048    -0.017 r  keypad_inst/keypad_out[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.017    keypad_inst/keypad_out[4]_i_2_n_0
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.131    -0.250    keypad_inst/keypad_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.742%)  route 0.191ns (50.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.397    sync_inst/clk_out1
    SLICE_X1Y28          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  sync_inst/c_h_reg[5]/Q
                         net (fo=28, routed)          0.191    -0.065    sync_inst/c_h[5]
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.048    -0.017 r  sync_inst/c_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    sync_inst/c_h_0[7]
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.131    -0.251    sync_inst/c_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.615    -0.395    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  debounce_inst/btn_in_d_reg[1][3]/Q
                         net (fo=2, routed)           0.181    -0.072    debounce_inst/btn_in_d_reg[1][3]
    SLICE_X5Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.495    debounce_inst/clk_out1
    SLICE_X5Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/C
                         clock pessimism              0.113    -0.382    
    SLICE_X5Y20          FDCE (Hold_fdce_C_D)         0.070    -0.312    debounce_inst/btn_in_d_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.805%)  route 0.187ns (50.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.394    keypad_inst/CLK
    SLICE_X5Y18          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.253 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.187    -0.065    keypad_inst/pressed
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.020 r  keypad_inst/keypad_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    keypad_inst/keypad_out[3]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.882    -0.494    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[3]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.121    -0.260    keypad_inst/keypad_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y20      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y20      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y20      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y20      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y19      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.964ns  (logic 5.802ns (24.211%)  route 18.162ns (75.789%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.421    13.407    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.531 r  sync_inst/green_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.957    19.488    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    23.035 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.035    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.839ns  (logic 5.770ns (24.204%)  route 18.069ns (75.796%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.309    13.295    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.419 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.975    19.394    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    22.909 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.909    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.820ns  (logic 5.802ns (24.357%)  route 18.018ns (75.643%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.591    13.577    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.701 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.643    19.344    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    22.891 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.891    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.720ns  (logic 5.793ns (24.420%)  route 17.928ns (75.580%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.309    13.295    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.419 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.834    19.253    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    22.791 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.791    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.693ns  (logic 5.813ns (24.537%)  route 17.879ns (75.463%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.421    13.407    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.531 r  sync_inst/green_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.673    19.205    green_OBUF[1]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    22.763 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.763    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.690ns  (logic 5.812ns (24.532%)  route 17.878ns (75.468%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.591    13.577    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.701 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.503    19.204    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    22.760 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.760    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.560ns  (logic 5.784ns (24.548%)  route 17.777ns (75.451%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.309    13.295    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.419 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.683    19.102    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    22.631 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.631    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.532ns  (logic 5.766ns (24.501%)  route 17.766ns (75.499%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          0.895     1.625    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     1.749 r  sync_inst/g2_b0_i_6/O
                         net (fo=5, routed)           0.817     2.565    sync_inst/g2_b0_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     2.689 f  sync_inst/g0_b0_i_12/O
                         net (fo=6, routed)           1.027     3.717    sync_inst/g0_b0_i_12_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     3.841 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.963     4.804    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.152     4.956 r  sync_inst/g0_b0_i_3/O
                         net (fo=113, routed)         3.855     8.811    sync_inst/graph_inst/row_addr[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.332     9.143 f  sync_inst/g24_b5/O
                         net (fo=1, routed)           0.670     9.813    sync_inst/g24_b5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  sync_inst/red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.882    10.819    sync_inst/red_OBUF[3]_inst_i_89_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.943 f  sync_inst/red_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.994    11.937    sync_inst/red_OBUF[3]_inst_i_44_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  sync_inst/red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.801    12.862    sync_inst/red_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.986 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.309    13.295    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.419 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.673    19.092    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    22.602 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.602    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.050ns  (logic 5.052ns (33.570%)  route 9.998ns (66.430%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          1.200     1.930    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     2.082 r  sync_inst/red_OBUF[3]_inst_i_49/O
                         net (fo=2, routed)           0.307     2.389    sync_inst/red_OBUF[3]_inst_i_49_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.326     2.715 r  sync_inst/blue_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.028     3.743    sync_inst/blue_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.867 r  sync_inst/blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.582     4.449    sync_inst/blue_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.573 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.001    10.573    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    14.121 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.121    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.899ns  (logic 5.042ns (33.837%)  route 9.858ns (66.163%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.822    -0.930    sync_inst/clk_out1
    SLICE_X2Y29          FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.452 f  sync_inst/c_h_reg[7]/Q
                         net (fo=59, routed)          0.880     0.429    sync_inst/c_h[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.301     0.730 f  sync_inst/blue_OBUF[3]_inst_i_3/O
                         net (fo=16, routed)          1.200     1.930    sync_inst/blue_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     2.082 r  sync_inst/red_OBUF[3]_inst_i_49/O
                         net (fo=2, routed)           0.307     2.389    sync_inst/red_OBUF[3]_inst_i_49_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.326     2.715 r  sync_inst/blue_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.028     3.743    sync_inst/blue_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.867 r  sync_inst/blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.582     4.449    sync_inst/blue_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.573 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.861    10.433    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    13.970 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.970    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.345ns (80.783%)  route 0.320ns (19.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  keypad_inst/col_reg[0]/Q
                         net (fo=1, routed)           0.320     0.070    key_io_IBUF__0[0]
    AB7                  OBUF (Prop_obuf_I_O)         1.204     1.274 r  key_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.274    key_io[0]
    AB7                                                               r  key_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.336ns (79.142%)  route 0.352ns (20.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  keypad_inst/col_reg[1]/Q
                         net (fo=1, routed)           0.352     0.102    key_io_IBUF__0[1]
    AB6                  OBUF (Prop_obuf_I_O)         1.195     1.298 r  key_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.298    key_io[1]
    AB6                                                               r  key_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.349ns (77.295%)  route 0.396ns (22.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.263 r  keypad_inst/col_reg[2]/Q
                         net (fo=1, routed)           0.396     0.134    key_io_IBUF__0[2]
    Y4                   OBUF (Prop_obuf_I_O)         1.221     1.355 r  key_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.355    key_io[2]
    Y4                                                                r  key_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.370ns (77.612%)  route 0.395ns (22.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.263 r  keypad_inst/col_reg[3]/Q
                         net (fo=1, routed)           0.395     0.132    key_io_IBUF__0[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.242     1.374 r  key_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.374    key_io[3]
    AA4                                                               r  key_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.428ns (45.508%)  route 1.710ns (54.492%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.397    sync_inst/clk_out1
    SLICE_X1Y28          FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  sync_inst/c_h_reg[5]/Q
                         net (fo=28, routed)          0.226    -0.030    sync_inst/c_h[5]
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  sync_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.484     1.499    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     2.741 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.741    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.018ns  (logic 1.500ns (37.339%)  route 2.517ns (62.661%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.148    -0.243 f  sync_inst/c_v_reg[3]/Q
                         net (fo=17, routed)          0.229    -0.013    sync_inst/c_v[3]
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.098     0.085 r  sync_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.288     2.373    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     3.627 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.627    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.277ns  (logic 1.466ns (34.272%)  route 2.811ns (65.728%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.396    sync_inst/clk_out1
    SLICE_X0Y29          FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  sync_inst/c_h_reg[1]/Q
                         net (fo=20, routed)          0.410     0.179    sync_inst/c_h[1]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.224 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.123     0.347    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.392 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.278     2.669    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.212     3.881 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.881    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.308ns  (logic 1.484ns (34.440%)  route 2.824ns (65.560%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.396    sync_inst/clk_out1
    SLICE_X0Y29          FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  sync_inst/c_h_reg[1]/Q
                         net (fo=20, routed)          0.410     0.179    sync_inst/c_h[1]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.224 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.123     0.347    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.392 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.291     2.683    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         1.230     3.912 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.912    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.321ns  (logic 1.511ns (34.971%)  route 2.810ns (65.029%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.396    sync_inst/clk_out1
    SLICE_X0Y29          FDCE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  sync_inst/c_h_reg[1]/Q
                         net (fo=20, routed)          0.410     0.179    sync_inst/c_h[1]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.224 f  sync_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.209     0.433    sync_inst/red_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.478 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.191     2.668    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.257     3.926 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.324ns  (logic 1.508ns (34.867%)  route 2.816ns (65.133%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.391    sync_inst/clk_out1
    SLICE_X1Y34          FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.250 f  sync_inst/c_v_reg[5]/Q
                         net (fo=21, routed)          0.218    -0.031    sync_inst/c_v[5]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.014 r  sync_inst/blue_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.189     0.203    sync_inst/blue_OBUF[3]_inst_i_14_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.248 f  sync_inst/blue_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.169     0.417    sync_inst/blue_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.462 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.240     2.702    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         1.232     3.934 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.934    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    20.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    18.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    18.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    19.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 1.454ns (15.193%)  route 8.113ns (84.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.717     9.567    sync_inst/AR[0]
    SLICE_X1Y34          FDCE                                         f  sync_inst/c_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X1Y34          FDCE                                         r  sync_inst/c_v_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 1.454ns (15.193%)  route 8.113ns (84.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.717     9.567    sync_inst/AR[0]
    SLICE_X0Y34          FDCE                                         f  sync_inst/c_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X0Y34          FDCE                                         r  sync_inst/c_v_reg[4]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 1.454ns (15.193%)  route 8.113ns (84.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.717     9.567    sync_inst/AR[0]
    SLICE_X1Y34          FDCE                                         f  sync_inst/c_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X1Y34          FDCE                                         r  sync_inst/c_v_reg[5]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 1.454ns (15.193%)  route 8.113ns (84.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.717     9.567    sync_inst/AR[0]
    SLICE_X0Y34          FDCE                                         f  sync_inst/c_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X0Y34          FDCE                                         r  sync_inst/c_v_reg[6]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 1.454ns (15.193%)  route 8.113ns (84.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.717     9.567    sync_inst/AR[0]
    SLICE_X1Y34          FDCE                                         f  sync_inst/c_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X1Y34          FDCE                                         r  sync_inst/c_v_reg[9]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_h_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.363ns  (logic 1.454ns (15.525%)  route 7.909ns (84.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.512     9.363    sync_inst/AR[0]
    SLICE_X1Y28          FDCE                                         f  sync_inst/c_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.644    -1.561    sync_inst/clk_out1
    SLICE_X1Y28          FDCE                                         r  sync_inst/c_h_reg[5]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.454ns (15.693%)  route 7.809ns (84.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.412     9.262    sync_inst/AR[0]
    SLICE_X3Y34          FDCE                                         f  sync_inst/c_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X3Y34          FDCE                                         r  sync_inst/c_v_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.454ns (15.693%)  route 7.809ns (84.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.412     9.262    sync_inst/AR[0]
    SLICE_X2Y34          FDCE                                         f  sync_inst/c_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.454ns (15.693%)  route 7.809ns (84.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.412     9.262    sync_inst/AR[0]
    SLICE_X2Y34          FDCE                                         f  sync_inst/c_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.454ns (15.693%)  route 7.809ns (84.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.397     5.726    keypad_inst/reset
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.850 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          3.412     9.262    sync_inst/AR[0]
    SLICE_X2Y34          FDCE                                         f  sync_inst/c_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          1.650    -1.555    sync_inst/clk_out1
    SLICE_X2Y34          FDCE                                         r  sync_inst/c_v_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.659%)  route 0.750ns (94.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.234     0.795    keypad_inst/AR[0]
    SLICE_X1Y15          FDCE                                         f  keypad_inst/col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.659%)  route 0.750ns (94.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.234     0.795    keypad_inst/AR[0]
    SLICE_X1Y15          FDCE                                         f  keypad_inst/col_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.659%)  route 0.750ns (94.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.234     0.795    keypad_inst/AR[0]
    SLICE_X1Y15          FDCE                                         f  keypad_inst/col_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.659%)  route 0.750ns (94.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.234     0.795    keypad_inst/AR[0]
    SLICE_X1Y15          FDCE                                         f  keypad_inst/col_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.489    keypad_inst/CLK
    SLICE_X1Y15          FDCE                                         r  keypad_inst/col_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/pressed_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.045ns (5.492%)  route 0.774ns (94.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.258     0.819    keypad_inst/AR[0]
    SLICE_X5Y18          FDCE                                         f  keypad_inst/pressed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.883    -0.493    keypad_inst/CLK
    SLICE_X5Y18          FDCE                                         r  keypad_inst/pressed_reg/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.045ns (5.362%)  route 0.794ns (94.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.278     0.839    keypad_inst/AR[0]
    SLICE_X3Y16          FDCE                                         f  keypad_inst/sclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.886    -0.490    keypad_inst/CLK
    SLICE_X3Y16          FDCE                                         r  keypad_inst/sclk_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.045ns (5.242%)  route 0.813ns (94.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.297     0.858    keypad_inst/AR[0]
    SLICE_X1Y16          FDCE                                         f  keypad_inst/sclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.886    -0.490    keypad_inst/CLK
    SLICE_X1Y16          FDCE                                         r  keypad_inst/sclk_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.045ns (5.242%)  route 0.813ns (94.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.297     0.858    keypad_inst/AR[0]
    SLICE_X1Y16          FDCE                                         f  keypad_inst/sclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.886    -0.490    keypad_inst/CLK
    SLICE_X1Y16          FDCE                                         r  keypad_inst/sclk_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.045ns (5.242%)  route 0.813ns (94.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.297     0.858    keypad_inst/AR[0]
    SLICE_X1Y16          FDCE                                         f  keypad_inst/sclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.886    -0.490    keypad_inst/CLK
    SLICE_X1Y16          FDCE                                         r  keypad_inst/sclk_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.045ns (4.882%)  route 0.877ns (95.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.516     0.516    keypad_inst/locked
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.561 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=92, routed)          0.361     0.922    keypad_inst/AR[0]
    SLICE_X1Y17          FDCE                                         f  keypad_inst/sclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=92, routed)          0.885    -0.491    keypad_inst/CLK
    SLICE_X1Y17          FDCE                                         r  keypad_inst/sclk_reg[0]/C





