
*** Running vivado
    with args -log Decoder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Decoder.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Decoder.tcl -notrace
Command: link_design -top Decoder -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment/Basys3_7segment.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[1'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment/Basys3_7segment.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment/Basys3_7segment.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment/Basys3_7segment.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 586.367 ; gain = 302.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net s_IBUF[0] has multiple drivers: D_OBUF[6]_inst_i_2/O, and s_IBUF[0]_inst/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net s_IBUF[1] has multiple drivers: D_OBUF[6]_inst_i_5/O, and s_IBUF[1]_inst/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net s_IBUF[2] has multiple drivers: D_OBUF[6]_inst_i_4/O, and s_IBUF[2]_inst/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net s_IBUF[3] has multiple drivers: D_OBUF[6]_inst_i_3/O, and s_IBUF[3]_inst/O.
INFO: [Project 1-461] DRC finished with 4 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 600.230 ; gain = 13.863
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 1 Critical Warnings and 5 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Feb 18 20:07:32 2022...
