$date
	Thu Sep 14 20:41:16 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! carry $end
$var wire 8 " sum [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$scope module r1 $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 7 ( c [6:0] $end
$var wire 1 ! carry $end
$var wire 1 ) cin $end
$var wire 8 * sum [7:0] $end
$scope module FA0 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 ) ci $end
$var wire 1 - co $end
$var wire 1 . pc0 $end
$var wire 1 / pc1 $end
$var wire 1 0 ps $end
$var wire 1 1 s $end
$scope module HA0 $end
$var wire 1 . hc $end
$var wire 1 0 hs $end
$var wire 1 + ip1 $end
$var wire 1 , ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 / hc $end
$var wire 1 1 hs $end
$var wire 1 0 ip1 $end
$var wire 1 ) ip2 $end
$upscope $end
$upscope $end
$scope module FA1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 ci $end
$var wire 1 5 co $end
$var wire 1 6 pc0 $end
$var wire 1 7 pc1 $end
$var wire 1 8 ps $end
$var wire 1 9 s $end
$scope module HA0 $end
$var wire 1 6 hc $end
$var wire 1 8 hs $end
$var wire 1 2 ip1 $end
$var wire 1 3 ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 7 hc $end
$var wire 1 9 hs $end
$var wire 1 8 ip1 $end
$var wire 1 4 ip2 $end
$upscope $end
$upscope $end
$scope module FA2 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 < ci $end
$var wire 1 = co $end
$var wire 1 > pc0 $end
$var wire 1 ? pc1 $end
$var wire 1 @ ps $end
$var wire 1 A s $end
$scope module HA0 $end
$var wire 1 > hc $end
$var wire 1 @ hs $end
$var wire 1 : ip1 $end
$var wire 1 ; ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 ? hc $end
$var wire 1 A hs $end
$var wire 1 @ ip1 $end
$var wire 1 < ip2 $end
$upscope $end
$upscope $end
$scope module FA3 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 D ci $end
$var wire 1 E co $end
$var wire 1 F pc0 $end
$var wire 1 G pc1 $end
$var wire 1 H ps $end
$var wire 1 I s $end
$scope module HA0 $end
$var wire 1 F hc $end
$var wire 1 H hs $end
$var wire 1 B ip1 $end
$var wire 1 C ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 G hc $end
$var wire 1 I hs $end
$var wire 1 H ip1 $end
$var wire 1 D ip2 $end
$upscope $end
$upscope $end
$scope module FA4 $end
$var wire 1 J a $end
$var wire 1 K b $end
$var wire 1 L ci $end
$var wire 1 M co $end
$var wire 1 N pc0 $end
$var wire 1 O pc1 $end
$var wire 1 P ps $end
$var wire 1 Q s $end
$scope module HA0 $end
$var wire 1 N hc $end
$var wire 1 P hs $end
$var wire 1 J ip1 $end
$var wire 1 K ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 O hc $end
$var wire 1 Q hs $end
$var wire 1 P ip1 $end
$var wire 1 L ip2 $end
$upscope $end
$upscope $end
$scope module FA5 $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 T ci $end
$var wire 1 U co $end
$var wire 1 V pc0 $end
$var wire 1 W pc1 $end
$var wire 1 X ps $end
$var wire 1 Y s $end
$scope module HA0 $end
$var wire 1 V hc $end
$var wire 1 X hs $end
$var wire 1 R ip1 $end
$var wire 1 S ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 W hc $end
$var wire 1 Y hs $end
$var wire 1 X ip1 $end
$var wire 1 T ip2 $end
$upscope $end
$upscope $end
$scope module FA6 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ ci $end
$var wire 1 ] co $end
$var wire 1 ^ pc0 $end
$var wire 1 _ pc1 $end
$var wire 1 ` ps $end
$var wire 1 a s $end
$scope module HA0 $end
$var wire 1 ^ hc $end
$var wire 1 ` hs $end
$var wire 1 Z ip1 $end
$var wire 1 [ ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 _ hc $end
$var wire 1 a hs $end
$var wire 1 ` ip1 $end
$var wire 1 \ ip2 $end
$upscope $end
$upscope $end
$scope module FA7 $end
$var wire 1 b a $end
$var wire 1 c b $end
$var wire 1 d ci $end
$var wire 1 ! co $end
$var wire 1 e pc0 $end
$var wire 1 f pc1 $end
$var wire 1 g ps $end
$var wire 1 h s $end
$scope module HA0 $end
$var wire 1 e hc $end
$var wire 1 g hs $end
$var wire 1 b ip1 $end
$var wire 1 c ip2 $end
$upscope $end
$scope module HA1 $end
$var wire 1 f hc $end
$var wire 1 h hs $end
$var wire 1 g ip1 $end
$var wire 1 d ip2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
11
00
0/
0.
0-
0,
0+
b1 *
1)
b0 (
b0 '
b0 &
1%
b0 $
b0 #
b1 "
0!
$end
#5
1Q
1L
1E
1G
1D
19
1=
14
1?
1-
1<
01
1/
15
b1111 (
0A
0I
b10010 "
b10010 *
10
16
1@
1H
13
1+
12
1:
1B
b10 $
b10 '
b1111 #
b1111 &
#10
0!
0f
0d
0L
0]
0E
0_
1I
0G
0\
0D
0U
0=
0W
1A
0?
0T
0<
0M
04
1Y
1h
19
07
05
1Q
0O
1a
0-
b0 (
1X
1g
18
06
1P
1`
11
b11111111 "
b11111111 *
0/
1C
1S
1c
02
0B
1J
1Z
0%
0)
b10101010 $
b10101010 '
b1010101 #
b1010101 &
#15
1!
0h
1f
1d
1]
0a
1_
1\
1U
0Y
1W
1T
1M
0Q
1O
14
1D
1<
1L
01
1-
1A
1=
19
15
1I
b1110 "
b1110 *
1E
b1111111 (
00
1.
0@
1>
08
16
0H
1F
1,
1;
0S
0c
12
1B
1R
1b
b1111 $
b1111 '
b11111111 #
b11111111 &
