HelpInfo,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\assistant
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/82||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/85||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/110||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/112||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1337||@W:Net AXI_MSLAVE_MEM_AWREGION is not declared.||top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/268||miv_rv32ima_l1_axi_gluebridge.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/261
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/418||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/443||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/523||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/527||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE0_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/528||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE1_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/529||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE2_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE3_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/531||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE4_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/532||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE5_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/533||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE6_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE7_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE8_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE9_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/537||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE10_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE11_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE12_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE13_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/541||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE14_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/542||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE15_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE16_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE17_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE18_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE19_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE20_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE21_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE22_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE23_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE24_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE25_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE26_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE27_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE28_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE29_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE30_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE31_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE0_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE1_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE2_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE3_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE4_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE5_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE6_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE7_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE8_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE9_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE10_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE11_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE12_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE13_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE14_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE15_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE16_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE17_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE18_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE19_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE20_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE21_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE22_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE23_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE24_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE25_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE26_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE27_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE28_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE29_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE30_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE31_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE0_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE1_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE2_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE3_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/595||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE4_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE5_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/597||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE6_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE7_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE8_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE9_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE10_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE11_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE12_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE13_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE14_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE15_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/607||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE16_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE17_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE18_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE19_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE20_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE21_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE22_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE23_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/615||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE24_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE25_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE26_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE27_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE28_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE29_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE30_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE31_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE0_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE1_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/625||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CG1283||@W:Type of parameter SLAVE2_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||AXI4_Interconnect.v(3634);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/3634
Implementation;Synthesis||CL169||@W:Pruning unused register currTransID_d[4:0]. Make sure that there are no unused intermediate registers.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||DependenceChecker.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register masterValid_d. Make sure that there are no unused intermediate registers.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||DependenceChecker.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register openTransInc_d. Make sure that there are no unused intermediate registers.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||DependenceChecker.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/220
Implementation;Synthesis||CG360||@W:Removing wire rdFifoValid, as there is no assignment to it.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||ReadDataController.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/112
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=1||top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1007||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1083||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=5||top.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3424||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=68||top.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3534||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3578||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=73||top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3588||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3596||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=8||top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3606||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3614||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=74||top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3624||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3632||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[8:0]. Make sure that there are no unused intermediate registers.||top.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3721||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=9||top.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3722||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3724||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.||top.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3745||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=73||top.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3746||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3748||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3778||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3780||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3781||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3782||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3783||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[12:0]. Make sure that there are no unused intermediate registers.||top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3804||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=13||top.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3805||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3807||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[70:0]. Make sure that there are no unused intermediate registers.||top.srr(3828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3828||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=71||top.srr(3829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3829||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(3831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3831||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[4:0]. Make sure that there are no unused intermediate registers.||top.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3848||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||top.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3849||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3909||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||top.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3910||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3911||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||top.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3912||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||top.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3913||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||top.srr(3914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3914||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_AWREADY, as there is no assignment to it.||top.srr(3915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3915||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_AWREADY, as there is no assignment to it.||top.srr(3916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3916||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_AWREADY, as there is no assignment to it.||top.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3917||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_AWREADY, as there is no assignment to it.||top.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3918||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_AWREADY, as there is no assignment to it.||top.srr(3919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3919||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_AWREADY, as there is no assignment to it.||top.srr(3920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3920||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_AWREADY, as there is no assignment to it.||top.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3921||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_AWREADY, as there is no assignment to it.||top.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3922||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||top.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3923||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||top.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3924||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||top.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3925||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||top.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3926||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||top.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3927||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||top.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3928||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_WREADY, as there is no assignment to it.||top.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3929||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_WREADY, as there is no assignment to it.||top.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3930||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_WREADY, as there is no assignment to it.||top.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3931||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_WREADY, as there is no assignment to it.||top.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3932||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_WREADY, as there is no assignment to it.||top.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3933||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_WREADY, as there is no assignment to it.||top.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3934||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_WREADY, as there is no assignment to it.||top.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3935||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_WREADY, as there is no assignment to it.||top.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3936||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BID, as there is no assignment to it.||top.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3937||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||top.srr(3938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3938||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||top.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3939||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||top.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3940||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||top.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3941||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||top.srr(3942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3942||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||top.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3943||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||top.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3944||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||top.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3945||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||top.srr(3946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3946||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||top.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3947||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||top.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3948||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||top.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3949||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||top.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3950||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3951||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||top.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3952||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||top.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3953||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||top.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3954||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||top.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3955||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||top.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3956||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||top.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3957||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||top.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3958||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||top.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3959||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||top.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3960||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BID, as there is no assignment to it.||top.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3961||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BRESP, as there is no assignment to it.||top.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3962||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BUSER, as there is no assignment to it.||top.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3963||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BVALID, as there is no assignment to it.||top.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3964||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BID, as there is no assignment to it.||top.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3965||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BRESP, as there is no assignment to it.||top.srr(3966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3966||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BUSER, as there is no assignment to it.||top.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3967||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BVALID, as there is no assignment to it.||top.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3968||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BID, as there is no assignment to it.||top.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3969||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BRESP, as there is no assignment to it.||top.srr(3970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3970||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BUSER, as there is no assignment to it.||top.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3971||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BVALID, as there is no assignment to it.||top.srr(3972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3972||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BID, as there is no assignment to it.||top.srr(3973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3973||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BRESP, as there is no assignment to it.||top.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3974||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BUSER, as there is no assignment to it.||top.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3975||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BVALID, as there is no assignment to it.||top.srr(3976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3976||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BID, as there is no assignment to it.||top.srr(3977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3977||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BRESP, as there is no assignment to it.||top.srr(3978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3978||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BUSER, as there is no assignment to it.||top.srr(3979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3979||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BVALID, as there is no assignment to it.||top.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3980||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BID, as there is no assignment to it.||top.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3981||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BRESP, as there is no assignment to it.||top.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3982||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BUSER, as there is no assignment to it.||top.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3983||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BVALID, as there is no assignment to it.||top.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3984||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BID, as there is no assignment to it.||top.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3985||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BRESP, as there is no assignment to it.||top.srr(3986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3986||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BUSER, as there is no assignment to it.||top.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3987||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BVALID, as there is no assignment to it.||top.srr(3988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3988||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BID, as there is no assignment to it.||top.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3989||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BRESP, as there is no assignment to it.||top.srr(3990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3990||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BUSER, as there is no assignment to it.||top.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3991||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BVALID, as there is no assignment to it.||top.srr(3992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3992||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_ARREADY, as there is no assignment to it.||top.srr(3993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3993||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_ARREADY, as there is no assignment to it.||top.srr(3994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3994||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_ARREADY, as there is no assignment to it.||top.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3995||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_ARREADY, as there is no assignment to it.||top.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3996||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_ARREADY, as there is no assignment to it.||top.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3997||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_ARREADY, as there is no assignment to it.||top.srr(3998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3998||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_ARREADY, as there is no assignment to it.||top.srr(3999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3999||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_ARREADY, as there is no assignment to it.||top.srr(4000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4000||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_ARREADY, as there is no assignment to it.||top.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4001||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_ARREADY, as there is no assignment to it.||top.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4002||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_ARREADY, as there is no assignment to it.||top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4003||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_ARREADY, as there is no assignment to it.||top.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4004||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_ARREADY, as there is no assignment to it.||top.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4005||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_ARREADY, as there is no assignment to it.||top.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4006||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CL318||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4010||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4011||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4012||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4013||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4014||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4015||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4016||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4017||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4018||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4019||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4020||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4021||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4022||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4023||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4024||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4025||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4026||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4027||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4028||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4029||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4030||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4031||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4032||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4033||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4034||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4035||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4036||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4037||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4038||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CL318||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4039||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CL318||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4040||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CL318||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4041||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4042||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4043||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4044||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4045||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4046||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4047||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4048||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4049||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4050||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4051||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4052||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4053||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4054||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4055||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4056||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4057||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4058||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4059||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4060||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4061||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4062||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4063||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4064||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4065||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4066||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4067||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4068||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4069||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4070||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4071||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4072||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4073||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4074||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4075||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4076||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4077||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4078||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4079||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4080||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4081||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4082||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4083||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4084||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4085||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4086||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL318||@W:*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4087||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CL318||@W:*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4088||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CL318||@W:*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4089||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CL318||@W:*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4090||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4091||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CL318||@W:*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4092||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4093||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4094||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4095||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4096||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4097||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4098||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4099||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CL318||@W:*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4100||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CL318||@W:*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4101||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4102||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL318||@W:*Output MASTER11_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4103||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CL318||@W:*Output MASTER12_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4104||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CL318||@W:*Output MASTER13_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4105||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CL318||@W:*Output MASTER14_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4106||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CL318||@W:*Output MASTER15_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4107||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CL318||@W:*Output MASTER2_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4108||CoreAxi4Interconnect.v(780);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/780
Implementation;Synthesis||CL318||@W:*Output MASTER2_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4109||CoreAxi4Interconnect.v(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/781
Implementation;Synthesis||CG775||@N: Component COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||top.srr(4126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4126||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4172||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4209||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||top.srr(4370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4370||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||top.srr(4399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4399||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||top.srr(4443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4443||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||top.srr(4467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4467||CoreAXItoAHBL_AHBMasterCtrl.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/264
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4468||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4469||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||top.srr(4624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4624||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||top.srr(4625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4625||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||top.srr(4626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4626||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||top.srr(4627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4627||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||top.srr(4628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4628||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||top.srr(4629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4629||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||top.srr(4630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4630||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||top.srr(4631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4631||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||top.srr(4632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4632||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||top.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4633||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4634||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4635||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||top.srr(4636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4636||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4637||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||top.srr(4638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4638||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4639||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4640||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||top.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4641||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||top.srr(4642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4642||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4643||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4644||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4645||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4646||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4647||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4648||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4649||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4650||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4651||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||top.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4652||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||top.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4653||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||top.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4654||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||top.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4655||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||top.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4657||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CL168||@W:Removing instance BUFD_TDI because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4716||corejtagdebug_uj_jtag.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/212
Implementation;Synthesis||CL168||@W:Removing instance BUFD_TMS because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4717||corejtagdebug_uj_jtag.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/211
Implementation;Synthesis||CL168||@W:Removing instance genblk3.genblk1.TGT_TCK_GLB because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4719||corejtagdebug.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/477
Implementation;Synthesis||CL168||@W:Removing instance genblk2.genblk2[0].BUFD_TRST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4720||corejtagdebug.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/390
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4874||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4875||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4876||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4877||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4878||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4879||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4880||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4881||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4882||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4883||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4884||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4885||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4886||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4887||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4888||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4889||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4890||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4891||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4892||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4893||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4894||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4895||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4896||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4897||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4898||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4899||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4900||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4901||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4902||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4903||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4904||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4905||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4906||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4907||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4908||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4909||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4910||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4911||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4912||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4913||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4914||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4915||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4916||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4917||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4918||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4919||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4920||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4921||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4923||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4924||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4925||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4926||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4928||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4929||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4930||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4931||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4932||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4934||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4935||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4936||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4937||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4938||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4940||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4941||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4942||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4943||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4944||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4946||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4947||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4948||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4949||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4950||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4951||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4952||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4953||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4954||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4955||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4956||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4957||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4958||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4960||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4961||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4962||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4964||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4965||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4966||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4967||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4968||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4970||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4971||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4972||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4973||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4974||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4976||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4977||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4978||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4979||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4980||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4982||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4983||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4984||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4985||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4986||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4988||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4989||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4990||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4991||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4992||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4994||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4995||DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v'/linenumber/63
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4997||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4998||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5002||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5008||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||CL134||@N: Found RAM outdly, depth=8, width=8||top.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5020||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CL134||@N: Found RAM indly, depth=8, width=8||top.srr(5021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5021||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||top.srr(5043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5043||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(5067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5067||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||top.srr(5068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5068||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||top.srr(5071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5071||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||top.srr(5072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5072||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5074||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5075||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5076||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5077||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5078||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5079||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5080||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||top.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5082||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5085||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5086||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5087||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5088||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5089||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5090||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5091||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5092||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5142||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5143||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5144||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5145||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5146||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5147||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5148||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5149||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5150||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5151||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5152||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5153||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5154||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5155||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5156||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5157||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5158||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5159||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5160||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5161||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5162||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5163||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5164||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5165||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5166||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5167||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5168||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5169||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5170||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5171||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5172||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5173||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5174||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5175||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5176||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5177||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5178||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5179||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5180||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5181||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5182||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5183||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5184||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5185||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5186||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5187||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5188||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5189||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5190||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5191||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5192||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5193||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5194||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5195||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5196||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5197||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5198||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5199||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5200||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5201||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5202||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5203||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5204||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5205||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5206||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5207||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5208||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5209||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5247||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5248||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5249||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5250||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5251||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5252||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5253||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5254||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5255||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5256||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5257||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5258||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5259||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5260||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5261||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5262||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5263||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5264||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5266||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5267||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5268||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5269||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||top.srr(5292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5292||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||top.srr(5298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5298||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=3, width=64||top.srr(5333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5333||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5340||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5384||DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5389||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5390||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5391||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5396||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5399||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5402||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5405||DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5409||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5410||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5411||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5415||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5417||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5419||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5422||DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5426||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5427||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5428||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5691||DDR3_0.v(1357);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1357
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5692||DDR3_0.v(1397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1397
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5693||DDR3_0.v(1435);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1435
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5694||DDR3_0.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1474
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5695||DDR3_0.v(1513);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1513
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5696||DDR3_0.v(1552);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1552
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5697||DDR3_0.v(1589);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1589
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5698||DDR3_0.v(1628);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1628
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5699||DDR3_0.v(1667);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1667
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 0 of genblk2.wrap_raddr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5750||CoreAXI4SRAM_MAINCTRL.v(2264);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/2264
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5760||miv_rv32ima_l1_axi_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5761||miv_rv32ima_l1_axi_tlxbar_system_bus.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5762||miv_rv32ima_l1_axi_tlxbar_system_bus.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5763||miv_rv32ima_l1_axi_tlxbar_system_bus.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5764||miv_rv32ima_l1_axi_tlxbar_system_bus.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5765||miv_rv32ima_l1_axi_tlxbar_system_bus.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5766||miv_rv32ima_l1_axi_tlxbar_system_bus.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5767||miv_rv32ima_l1_axi_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5769||miv_rv32ima_l1_axi_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5770||miv_rv32ima_l1_axi_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5771||miv_rv32ima_l1_axi_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5772||miv_rv32ima_l1_axi_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5773||miv_rv32ima_l1_axi_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5774||miv_rv32ima_l1_axi_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5775||miv_rv32ima_l1_axi_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5776||miv_rv32ima_l1_axi_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5777||miv_rv32ima_l1_axi_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5778||miv_rv32ima_l1_axi_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5779||miv_rv32ima_l1_axi_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5780||miv_rv32ima_l1_axi_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(5782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5782||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(5783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5783||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||top.srr(5784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5784||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(5785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5785||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(5786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5786||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(5787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5787||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5788||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5789||miv_rv32ima_l1_axi_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5790||miv_rv32ima_l1_axi_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5791||miv_rv32ima_l1_axi_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5792||miv_rv32ima_l1_axi_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5793||miv_rv32ima_l1_axi_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5794||miv_rv32ima_l1_axi_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5795||miv_rv32ima_l1_axi_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5796||miv_rv32ima_l1_axi_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5797||miv_rv32ima_l1_axi_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5798||miv_rv32ima_l1_axi_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5799||miv_rv32ima_l1_axi_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5800||miv_rv32ima_l1_axi_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(5802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5802||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(5803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5803||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(5804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5804||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(5805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5805||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(5806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5806||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(5807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5807||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5808||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5809||miv_rv32ima_l1_axi_queue_2.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5810||miv_rv32ima_l1_axi_queue_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5811||miv_rv32ima_l1_axi_queue_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5812||miv_rv32ima_l1_axi_queue_2.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5813||miv_rv32ima_l1_axi_queue_2.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5814||miv_rv32ima_l1_axi_queue_2.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5815||miv_rv32ima_l1_axi_queue_2.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5816||miv_rv32ima_l1_axi_queue_2.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5817||miv_rv32ima_l1_axi_queue_2.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5818||miv_rv32ima_l1_axi_queue_2.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5819||miv_rv32ima_l1_axi_queue_2.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(5821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5821||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(5822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5822||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||top.srr(5823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5823||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(5824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5824||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(5825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5825||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5826||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5827||miv_rv32ima_l1_axi_queue_3.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5828||miv_rv32ima_l1_axi_queue_3.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5829||miv_rv32ima_l1_axi_queue_3.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5830||miv_rv32ima_l1_axi_queue_3.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5831||miv_rv32ima_l1_axi_queue_3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5832||miv_rv32ima_l1_axi_queue_3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5833||miv_rv32ima_l1_axi_queue_3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5834||miv_rv32ima_l1_axi_queue_3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5835||miv_rv32ima_l1_axi_queue_3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5836||miv_rv32ima_l1_axi_queue_3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5837||miv_rv32ima_l1_axi_queue_3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5838||miv_rv32ima_l1_axi_queue_3.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(5840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5840||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(5841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5841||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(5842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5842||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(5843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5843||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(5844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5844||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(5845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5845||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5846||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5847||miv_rv32ima_l1_axi_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5848||miv_rv32ima_l1_axi_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5849||miv_rv32ima_l1_axi_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5850||miv_rv32ima_l1_axi_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5851||miv_rv32ima_l1_axi_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5852||miv_rv32ima_l1_axi_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5853||miv_rv32ima_l1_axi_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5854||miv_rv32ima_l1_axi_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(5856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5856||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(5857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5857||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5858||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5860||miv_rv32ima_l1_axi_repeater.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/160
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5861||miv_rv32ima_l1_axi_repeater.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/86
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5862||miv_rv32ima_l1_axi_repeater.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/88
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5863||miv_rv32ima_l1_axi_repeater.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/90
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5864||miv_rv32ima_l1_axi_repeater.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/92
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5865||miv_rv32ima_l1_axi_repeater.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/94
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5866||miv_rv32ima_l1_axi_repeater.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/96
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5867||miv_rv32ima_l1_axi_repeater.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/98
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5868||miv_rv32ima_l1_axi_repeater.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/100
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5869||miv_rv32ima_l1_axi_repeater.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5871||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/523
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5872||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5873||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5874||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/141
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5875||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/162
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5876||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5877||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5878||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5879||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5880||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5881||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5882||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/176
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5883||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/522
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5886||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5887||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5888||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5889||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5893||miv_rv32ima_l1_axi_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(5895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5895||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(5896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5896||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(5897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5897||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(5898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5898||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(5899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5899||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(5900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5900||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(5901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5901||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5902||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5904||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5908||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5911||miv_rv32ima_l1_axi_repeater_1.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5913||miv_rv32ima_l1_axi_repeater_3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5915||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||top.srr(5917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5917||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||top.srr(5918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5918||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||top.srr(5919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5919||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5920||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5922||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||top.srr(5923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5923||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5924||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5927||miv_rv32ima_l1_axi_repeater_4.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/162
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5929||miv_rv32ima_l1_axi_tlwidth_widget.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v'/linenumber/477
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5935||miv_rv32ima_l1_axi_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5937||miv_rv32ima_l1_axi_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5939||miv_rv32ima_l1_axi_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5941||miv_rv32ima_l1_axi_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5942||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5945||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5958||miv_rv32ima_l1_axi_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5960||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5966||miv_rv32ima_l1_axi_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5968||miv_rv32ima_l1_axi_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(5971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5971||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||top.srr(5973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5973||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||top.srr(5974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5974||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||top.srr(5975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5975||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||top.srr(5976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5976||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||top.srr(5977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5977||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||top.srr(5978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5978||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||top.srr(5979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5979||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||top.srr(5980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5980||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||top.srr(5981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5981||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||top.srr(5982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5982||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||top.srr(5983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5983||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||top.srr(5984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5984||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||top.srr(5985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5985||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||top.srr(5986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5986||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||top.srr(5987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5987||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||top.srr(5988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5988||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||top.srr(5989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5989||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||top.srr(5990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5990||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||top.srr(5991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5991||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||top.srr(5992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5992||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||top.srr(5993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5993||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||top.srr(5994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5994||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||top.srr(5995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5995||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||top.srr(5996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5996||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||top.srr(5997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5997||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||top.srr(5998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5998||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||top.srr(5999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5999||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||top.srr(6000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6000||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||top.srr(6001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6001||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||top.srr(6002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6002||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||top.srr(6003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6003||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||top.srr(6004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6004||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||top.srr(6005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6005||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||top.srr(6006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6006||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||top.srr(6007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6007||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||top.srr(6008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6008||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||top.srr(6009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6009||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||top.srr(6010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6010||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||top.srr(6011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6011||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||top.srr(6012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6012||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||top.srr(6013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6013||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||top.srr(6014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6014||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||top.srr(6015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6015||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||top.srr(6016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6016||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||top.srr(6017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6017||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||top.srr(6018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6018||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||top.srr(6019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6019||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||top.srr(6020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6020||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||top.srr(6021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6021||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||top.srr(6022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6022||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||top.srr(6023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6023||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||top.srr(6024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6024||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||top.srr(6025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6025||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||top.srr(6026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6026||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||top.srr(6027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6027||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||top.srr(6028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6028||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||top.srr(6029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6029||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||top.srr(6030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6030||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||top.srr(6031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6031||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||top.srr(6032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6032||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||top.srr(6033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6033||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||top.srr(6034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6034||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||top.srr(6035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6035||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||top.srr(6036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6036||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||top.srr(6037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6037||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||top.srr(6038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6038||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||top.srr(6039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6039||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||top.srr(6040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6040||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||top.srr(6041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6041||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||top.srr(6042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6042||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||top.srr(6043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6043||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||top.srr(6044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6044||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||top.srr(6045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6045||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||top.srr(6046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6046||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||top.srr(6047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6047||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||top.srr(6048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6048||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||top.srr(6049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6049||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||top.srr(6050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6050||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||top.srr(6051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6051||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||top.srr(6052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6052||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||top.srr(6053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6053||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||top.srr(6054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6054||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||top.srr(6055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6055||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||top.srr(6056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6056||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||top.srr(6057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6057||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||top.srr(6058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6058||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||top.srr(6059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6059||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||top.srr(6060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6060||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6061||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6062||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6063||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6064||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6065||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6066||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6067||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6068||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6069||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6070||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6071||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(6074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6074||miv_rv32ima_l1_axi_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6075||miv_rv32ima_l1_axi_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6078||miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(6081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6081||miv_rv32ima_l1_axi_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6085||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6089||miv_rv32ima_l1_axi_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||top.srr(6091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6091||miv_rv32ima_l1_axi_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6093||miv_rv32ima_l1_axi_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(6095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6095||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(6096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6096||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(6097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6097||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(6098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6098||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6102||miv_rv32ima_l1_axi_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6105||miv_rv32ima_l1_axi_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6107||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6108||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6109||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||top.srr(6110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6110||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||top.srr(6111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6111||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||top.srr(6112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6112||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||top.srr(6113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6113||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6114||miv_rv32ima_l1_axi_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||top.srr(6116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6116||miv_rv32ima_l1_axi_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6118||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||top.srr(6120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6120||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6122||miv_rv32ima_l1_axi_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6124||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6125||miv_rv32ima_l1_axi_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6127||miv_rv32ima_l1_axi_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6129||miv_rv32ima_l1_axi_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||top.srr(6131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6131||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||top.srr(6132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6132||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||top.srr(6133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6133||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6134||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6135||miv_rv32ima_l1_axi_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(6137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6137||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(6138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6138||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(6139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6139||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(6140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6140||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(6141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6141||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(6142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6142||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(6143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6143||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6144||miv_rv32ima_l1_axi_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6146||miv_rv32ima_l1_axi_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(6148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6148||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(6149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6149||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(6150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6150||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(6151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6151||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(6152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6152||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6153||miv_rv32ima_l1_axi_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6156||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6163||miv_rv32ima_l1_axi_csrfile.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1396
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||top.srr(6165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6165||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6168||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6169||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6170||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6171||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6172||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6173||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6174||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6175||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6176||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6179||miv_rv32ima_l1_axi_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6186||miv_rv32ima_l1_axi_rocket.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2496
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(6188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6188||miv_rv32ima_l1_axi_rocket.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/1486
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||top.srr(6189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6189||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(6190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6190||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(6191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6191||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6192||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6196||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6199||miv_rv32ima_l1_axi_queue_16.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v'/linenumber/155
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6201||miv_rv32ima_l1_axi_queue_17.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6203||miv_rv32ima_l1_axi_tlto_axi4_converter.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6206||miv_rv32ima_l1_axi_queue_18.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6208||miv_rv32ima_l1_axi_queue_22.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/131
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2, width=7||top.srr(6210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6210||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6212||miv_rv32ima_l1_axi_queue_28.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||top.srr(6214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6214||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||top.srr(6215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6215||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||top.srr(6216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6216||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||top.srr(6217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6217||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||top.srr(6218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6218||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(6219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6219||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||top.srr(6220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6220||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=32||top.srr(6221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6221||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(6222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6222||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6223||miv_rv32ima_l1_axi_queue_29.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/165
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||top.srr(6225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6225||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_strb, depth=2, width=8||top.srr(6226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6226||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||top.srr(6227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6227||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6228||miv_rv32ima_l1_axi_queue_30.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/148
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||top.srr(6230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6230||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(6231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6231||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6232||miv_rv32ima_l1_axi_queue_32.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/182
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||top.srr(6234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6234||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||top.srr(6235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6235||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||top.srr(6236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6236||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(6237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6237||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6239||miv_rv32ima_l1_axi_queue_33.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6245||miv_rv32ima_l1_axi_queue_48.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/199
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6247||miv_rv32ima_l1_axi_axi4deinterleaver.v(1028);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1028
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6249||miv_rv32ima_l1_axi_axi4deinterleaver.v(1062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1062
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6251||miv_rv32ima_l1_axi_queue_54.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6253||miv_rv32ima_l1_axi_tlto_axi4.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6255||miv_rv32ima_l1_axi_queue_55.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6257||miv_rv32ima_l1_axi_queue_56.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6259||miv_rv32ima_l1_axi_tlerror_error.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/379
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6261||miv_rv32ima_l1_axi_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6263||miv_rv32ima_l1_axi_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6265||miv_rv32ima_l1_axi_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6267||miv_rv32ima_l1_axi_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6271||miv_rv32ima_l1_axi_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6273||miv_rv32ima_l1_axi_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6276||miv_rv32ima_l1_axi_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6278||miv_rv32ima_l1_axi_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(6280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6280||miv_rv32ima_l1_axi_rocket_system.v(2270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2270
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||top.srr(6295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6295||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||top.srr(6302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6302||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||top.srr(6341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6341||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL177||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6343||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||top.srr(6389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6389||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||top.srr(6390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6390||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6404||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6436||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||top.srr(6440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6440||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||top.srr(6448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6448||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||top.srr(6457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6457||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||top.srr(6458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6458||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||top.srr(6459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6459||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top.srr(6461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6461||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6465||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6467||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6468||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||top.srr(6469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6469||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||top.srr(6478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6478||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||top.srr(6479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6479||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input aresetn is unused.||top.srr(6483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6483||spi_control.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input sresetn is unused.||top.srr(6484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6484||spi_control.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input cfg_master is unused.||top.srr(6485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6485||spi_control.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty is unused.||top.srr(6486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6486||spi_control.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||top.srr(6487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6487||spi_control.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6489||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||top.srr(6490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6490||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||top.srr(6491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6491||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||top.srr(6492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6492||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||top.srr(6493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6493||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||top.srr(6494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6494||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||top.srr(6495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6495||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||top.srr(6496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6496||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(6499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6499||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(6502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6502||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6508||miv_rv32ima_l1_axi_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||top.srr(6509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6509||miv_rv32ima_l1_axi_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6513||miv_rv32ima_l1_axi_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6518||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6519||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6520||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||top.srr(6521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6521||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6522||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6523||miv_rv32ima_l1_axi_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||top.srr(6524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6524||miv_rv32ima_l1_axi_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6526||miv_rv32ima_l1_axi_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||top.srr(6528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6528||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6529||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(6530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6530||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6531||miv_rv32ima_l1_axi_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6534||miv_rv32ima_l1_axi_queue_56.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6535||miv_rv32ima_l1_axi_queue_56.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||top.srr(6536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6536||miv_rv32ima_l1_axi_queue_56.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/67
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6539||miv_rv32ima_l1_axi_tlto_axi4.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/69
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||top.srr(6541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6541||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||top.srr(6542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6542||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||top.srr(6543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6543||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||top.srr(6545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6545||miv_rv32ima_l1_axi_axi4id_indexer.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||top.srr(6547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6547||miv_rv32ima_l1_axi_axi4id_indexer.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||top.srr(6563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6563||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||top.srr(6565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6565||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/142
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6568||miv_rv32ima_l1_axi_tlto_axi4_converter.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/69
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_b_bits_user[6:0] is unused||top.srr(6569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6569||miv_rv32ima_l1_axi_tlto_axi4_converter.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/103
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_r_bits_user[6:0] is unused||top.srr(6571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6571||miv_rv32ima_l1_axi_tlto_axi4_converter.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/121
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||top.srr(6574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6574||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||top.srr(6575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6575||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||top.srr(6576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6576||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||top.srr(6580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6580||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(6587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6587||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6600||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6602||miv_rv32ima_l1_axi_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||top.srr(6608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6608||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6613||miv_rv32ima_l1_axi_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6614||miv_rv32ima_l1_axi_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||top.srr(6615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6615||miv_rv32ima_l1_axi_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6618||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6619||miv_rv32ima_l1_axi_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6620||miv_rv32ima_l1_axi_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||top.srr(6622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6622||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||top.srr(6623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6623||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6625||miv_rv32ima_l1_axi_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||top.srr(6627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6627||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6628||miv_rv32ima_l1_axi_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6629||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6630||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6631||miv_rv32ima_l1_axi_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||top.srr(6637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6637||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6649||miv_rv32ima_l1_axi_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||top.srr(6650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6650||miv_rv32ima_l1_axi_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6653||miv_rv32ima_l1_axi_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6661||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||top.srr(6669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6669||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(6670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6670||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||top.srr(6671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6671||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||top.srr(6675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6675||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6681||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6682||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6683||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6684||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(6694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6694||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||top.srr(6695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6695||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6704||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6705||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||top.srr(6706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6706||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6708||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6709||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6714||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||top.srr(6715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6715||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||top.srr(6716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6716||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||top.srr(6717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6717||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||top.srr(6718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6718||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||top.srr(6719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6719||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6722||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6723||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6725||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6726||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(6733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6733||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(6734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6734||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6745||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL138||@W:Removing register 'saved_param' because it is only assigned 0 or its original value.||top.srr(6755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6755||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL138||@W:Removing register 'saved_sink' because it is only assigned 0 or its original value.||top.srr(6756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6756||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6764||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||top.srr(6765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6765||miv_rv32ima_l1_axi_tlxbar_system_bus.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input auto_out_2_d_bits_sink is unused.||top.srr(6766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6766||miv_rv32ima_l1_axi_tlxbar_system_bus.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||top.srr(6767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6767||miv_rv32ima_l1_axi_tlxbar_system_bus.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||top.srr(6768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6768||miv_rv32ima_l1_axi_tlxbar_system_bus.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of AWADDR_slvif[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6778||CoreAXI4SRAM_MAINCTRL.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/138
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6779||CoreAXI4SRAM_MAINCTRL.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/148
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of ARADDR_slvif[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6780||CoreAXI4SRAM_MAINCTRL.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/154
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6781||CoreAXI4SRAM_MAINCTRL.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/160
Implementation;Synthesis||CL159||@N: Input ARBURST is unused.||top.srr(6782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6782||CoreAXI4SRAM_MAINCTRL.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input ARLEN is unused.||top.srr(6783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6783||CoreAXI4SRAM_MAINCTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input AWCACHE is unused.||top.srr(6785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6785||CoreAXI4SRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input AWPROT is unused.||top.srr(6786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6786||CoreAXI4SRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input AWLOCK is unused.||top.srr(6787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6787||CoreAXI4SRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input ARCACHE is unused.||top.srr(6788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6788||CoreAXI4SRAM.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input ARPROT is unused.||top.srr(6789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6789||CoreAXI4SRAM.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input ARLOCK is unused.||top.srr(6790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6790||CoreAXI4SRAM.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/168
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6802||DDR3_0_DDRPHY_BLK.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/224
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6803||DDR3_0_DDRPHY_BLK.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/225
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6804||DDR3_0_DDRPHY_BLK.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/226
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6805||DDR3_0_DDRPHY_BLK.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/227
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6806||DDR3_0_DDRPHY_BLK.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/243
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6807||DDR3_0_DDRPHY_BLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/244
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6808||DDR3_0_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6809||DDR3_0_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6810||DDR3_0_DDRPHY_BLK.v(15676);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15676
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6811||DDR3_0_DDRPHY_BLK.v(15681);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15681
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6812||DDR3_0_DDRPHY_BLK.v(15686);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15686
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6813||DDR3_0_DDRPHY_BLK.v(15691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15691
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_BG_PATTERN is unused.||top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6814||DDR3_0_DDRPHY_BLK.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/190
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_CAPTURE is unused.||top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6815||DDR3_0_DDRPHY_BLK.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/191
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_EN is unused.||top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6816||DDR3_0_DDRPHY_BLK.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/192
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_START is unused.||top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6817||DDR3_0_DDRPHY_BLK.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/193
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_TRN_COMMAND is unused.||top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6818||DDR3_0_DDRPHY_BLK.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PATTERN is unused.||top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6819||DDR3_0_DDRPHY_BLK.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/209
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PERIODIC is unused.||top.srr(6820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6820||DDR3_0_DDRPHY_BLK.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/210
Implementation;Synthesis||CL159||@N: Input DFI_PHYUPD_ACK is unused.||top.srr(6821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6821||DDR3_0_DDRPHY_BLK.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(6826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6826||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(6827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6827||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(6835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6835||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(6836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6836||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(6847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6847||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(6848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6848||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||top.srr(6853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6853||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||top.srr(6854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6854||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P0 is unused.||top.srr(6855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6855||CoreDDR_TIP_INT.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/653
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P1 is unused.||top.srr(6856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6856||CoreDDR_TIP_INT.v(654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P2 is unused.||top.srr(6857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6857||CoreDDR_TIP_INT.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/655
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P3 is unused.||top.srr(6858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6858||CoreDDR_TIP_INT.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/656
Implementation;Synthesis||CL159||@N: Input dqsw_delay_line_oor is unused.||top.srr(6865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6865||TIP_CTRL_BLK.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/447
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6867||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6868||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6869||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6870||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6871||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6872||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6873||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6874||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6875||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6892||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6894||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6895||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6896||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6907||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6908||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6909||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6910||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6911||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6912||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6913||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6914||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6915||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6916||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6917||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6918||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6919||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6920||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6921||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6922||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6923||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6924||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6925||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6926||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6927||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_en is unused.||top.srr(6928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6928||PHY_SIG_MOD.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_gate_en is unused.||top.srr(6929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6929||PHY_SIG_MOD.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p0 is unused.||top.srr(6930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6930||PHY_SIG_MOD.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p1 is unused.||top.srr(6931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6931||PHY_SIG_MOD.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p2 is unused.||top.srr(6932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6932||PHY_SIG_MOD.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p0 is unused.||top.srr(6933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6933||PHY_SIG_MOD.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p1 is unused.||top.srr(6934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6934||PHY_SIG_MOD.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p2 is unused.||top.srr(6935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6935||PHY_SIG_MOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/137
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p0 is unused.||top.srr(6936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6936||PHY_SIG_MOD.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p1 is unused.||top.srr(6937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6937||PHY_SIG_MOD.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p2 is unused.||top.srr(6938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6938||PHY_SIG_MOD.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p3 is unused.||top.srr(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6939||PHY_SIG_MOD.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p0 is unused.||top.srr(6940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6940||PHY_SIG_MOD.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p1 is unused.||top.srr(6941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6941||PHY_SIG_MOD.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p2 is unused.||top.srr(6942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6942||PHY_SIG_MOD.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p3 is unused.||top.srr(6943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6943||PHY_SIG_MOD.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6946||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6948||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||top.srr(6949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6949||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6963||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||top.srr(6965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6965||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL177||@W:Sharing sequential element move. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6966||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6967||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input vref_out_of_range is unused.||top.srr(6969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6969||VREF_TR.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input apb_addr is unused.||top.srr(6970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6970||VREF_TR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/47
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(6971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6971||VREF_TR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(6972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6972||VREF_TR.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input dfi_rddata is unused.||top.srr(6973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6973||VREF_TR.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_0_n is unused.||top.srr(6974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6974||VREF_TR.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_1_n is unused.||top.srr(6975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6975||VREF_TR.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6977||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6978||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6979||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7000||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7001||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7002||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(7003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7003||WRLVL.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(7004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7004||WRLVL.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input dfi_wrlvl_cs_1_n is unused.||top.srr(7005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7005||WRLVL.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(7008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7008||RDLVL_TRAIN.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/103
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7012||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7013||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||top.srr(7014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7014||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||top.srr(7020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7020||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||top.srr(7028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7028||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7029||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||top.srr(7031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7031||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||top.srr(7037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7037||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||top.srr(7043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7043||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||top.srr(7049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7049||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7081||gate_training.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7085||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7105||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7106||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7108||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7109||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||top.srr(7117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7117||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||top.srr(7119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7119||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||top.srr(7121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7121||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||top.srr(7123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7123||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7129||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7161||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7163||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||top.srr(7164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7164||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7628||CoreAXItoAHBL_AHBMasterCtrl.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/445
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7632||CoreAXItoAHBL_AXISlaveCtrl.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/473
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||top.srr(7651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7651||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||top.srr(7655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7655||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||top.srr(7662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7662||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||top.srr(7672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7672||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||top.srr(7674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7674||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||top.srr(7676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7676||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||top.srr(7678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7678||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||top.srr(7680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7680||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||top.srr(7682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7682||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||top.srr(7684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7684||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||top.srr(7686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7686||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||top.srr(7688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7688||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||top.srr(7690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7690||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||top.srr(7692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7692||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||top.srr(7694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7694||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||top.srr(7696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7696||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||top.srr(7698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7698||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||top.srr(7700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7700||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||top.srr(7702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7702||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||top.srr(7704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7704||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(7709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7709||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(7744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7744||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(7754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7754||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7792||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7800||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7808||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7816||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7832||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7840||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7848||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7856||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7866||DERR_Slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(7942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7942||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.||top.srr(7943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7943||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.||top.srr(7944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7944||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.||top.srr(7945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7945||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(7946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7946||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||top.srr(7947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7947||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||top.srr(7948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7948||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z38.||top.srr(7949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7949||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(7950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7950||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z30.||top.srr(7951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7951||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z31.||top.srr(7952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7952||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z32.||top.srr(7953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7953||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(7954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7954||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(7955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7955||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z24.||top.srr(7956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7956||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(7957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7957||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(7958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7958||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(7959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7959||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z21.||top.srr(7960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7960||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(7961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7961||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(7962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7962||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(7963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7963||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(7964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7964||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(7965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7965||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(7966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7966||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(7967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7967||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(7968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7968||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(7969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7969||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(7970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7970||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(7971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7971||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(7972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7972||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(7973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7973||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(7974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7974||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s.||top.srr(7975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7975||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z11.||top.srr(7976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7976||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z12.||top.srr(7977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7977||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(7978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7978||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(7979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7979||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(7980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7980||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(7981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7981||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(7982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7982||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(7983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7983||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(7984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7984||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(7985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7985||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(7986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7986||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(7987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7987||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(7988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7988||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s.||top.srr(7989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7989||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8033||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.||top.srr(8034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8034||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.||top.srr(8035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8035||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.||top.srr(8036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8036||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8037||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||top.srr(8038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8038||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||top.srr(8039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8039||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z38.||top.srr(8040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8040||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8041||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z30.||top.srr(8042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8042||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z31.||top.srr(8043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8043||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z32.||top.srr(8044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8044||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8045||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8046||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z24.||top.srr(8047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8047||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(8048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8048||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8049||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8050||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z21.||top.srr(8051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8051||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(8052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8052||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8053||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8054||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8055||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8056||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8057||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8058||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8059||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8060||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(8061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8061||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(8062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8062||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8063||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(8064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8064||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(8065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8065||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s.||top.srr(8066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8066||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z11.||top.srr(8067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8067||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z12.||top.srr(8068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8068||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8069||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8070||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8071||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8072||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8073||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8074||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(8075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8075||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(8076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8076||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8077||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(8078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8078||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(8079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8079||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s.||top.srr(8080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8080||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MF499||@W:Found issues with constraints. Check report file C:\Users\Mikey\Desktop\LiberoProjects\PF_Mi_V_Tut\synthesis\top_scck.rpt.||top.srr(8115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8115||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(8116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8116||null;null
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(8117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8117||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8127||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.||top.srr(8128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8128||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.||top.srr(8129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8129||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.||top.srr(8130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8130||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8131||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||top.srr(8132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8132||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||top.srr(8133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8133||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z38.||top.srr(8134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8134||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8135||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z30.||top.srr(8136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8136||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z31.||top.srr(8137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8137||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z32.||top.srr(8138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8138||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8139||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8140||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z24.||top.srr(8141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8141||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(8142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8142||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8143||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8144||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z21.||top.srr(8145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8145||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22.||top.srr(8146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8146||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8147||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8148||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8149||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8150||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8151||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8152||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8153||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16.||top.srr(8154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8154||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(8155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8155||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14.||top.srr(8156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8156||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8157||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(8158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8158||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(8159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8159||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s.||top.srr(8160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8160||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z11.||top.srr(8161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8161||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z12.||top.srr(8162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8162||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8163||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8164||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8165||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8166||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8167||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8168||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(8169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8169||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9.||top.srr(8170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8170||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8171||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3.||top.srr(8172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8172||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5.||top.srr(8173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8173||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s.||top.srr(8174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8174||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_16 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8181||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8182||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8183||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8184||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8185||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8186||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_9 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8187||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_8 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8188||coreahblite_matrix4x16.v(3480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3480
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_7 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8189||coreahblite_matrix4x16.v(3429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3429
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_5 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8190||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_4 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8191||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_3 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8192||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_2 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8193||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8194||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8195||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||FX1171||@N: Found instance COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3.genblk1.UJ_JTAG.tckgo with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8196||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1171||@N: Found instance COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3.genblk1.UJ_JTAG.count[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8197||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1171||@N: Found instance COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3.genblk1.UJ_JTAG.UTDO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8198||corejtagdebug_uj_jtag.v(443);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/443
Implementation;Synthesis||FX1171||@N: Found instance COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3.genblk1.UJ_JTAG.pauselow with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8199||corejtagdebug_uj_jtag.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/424
Implementation;Synthesis||BN132||@W:Removing sequential instance LSRAM_0.COREAXI4SRAM_0.genblk1.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.genblk1.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8200||coreaxi4sram_mainctrl.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||BN132||@W:Removing sequential instance LSRAM_0.COREAXI4SRAM_0.genblk1.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.genblk1.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8201||coreaxi4sram_mainctrl.v(1141);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8202||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8203||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8204||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8205||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8206||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8207||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8208||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8209||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8210||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8211||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8212||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8213||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8214||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8215||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8216||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8217||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8218||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8219||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8220||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8221||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8222||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8223||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8224||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8225||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8226||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8227||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8228||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8229||miv_rv32ima_l1_axi_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8230||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8231||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8232||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8233||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8234||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8235||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8236||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8237||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8238||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8239||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8240||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8241||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8242||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8243||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8244||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8245||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8246||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8247||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8248||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8249||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8250||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8251||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8252||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8253||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8254||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8255||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8256||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8257||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8258||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8259||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8260||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8261||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8262||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8263||miv_rv32ima_l1_axi_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8264||miv_rv32ima_l1_axi_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8265||miv_rv32ima_l1_axi_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8266||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8267||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8268||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8269||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8270||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8271||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8272||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8273||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8274||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8275||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8276||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8277||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8278||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8279||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8280||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8281||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8282||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8283||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8284||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8285||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8286||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8287||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8288||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8289||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8290||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8291||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8292||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8293||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8294||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8295||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8296||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8297||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8298||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8299||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8300||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8301||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8304||miv_rv32ima_l1_axi_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8305||miv_rv32ima_l1_axi_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8306||miv_rv32ima_l1_axi_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance reset_syn_0_0.reset_syn_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(8307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8307||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance reset_syn_1_0.reset_syn_1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(8308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8308||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.||top.srr(8309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8309||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.||top.srr(8310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8310||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.||top.srr(8311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8311||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.||top.srr(8312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8312||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.||top.srr(8313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8313||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||top.srr(8314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8314||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||top.srr(8315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8315||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z38.||top.srr(8316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8316||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.||top.srr(8317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8317||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z30.||top.srr(8318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8318||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z31.||top.srr(8319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8319||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z32.||top.srr(8320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8320||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.||top.srr(8321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8321||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8322||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z24.||top.srr(8323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8323||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22_1.||top.srr(8324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8324||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.||top.srr(8325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8325||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8326||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z21.||top.srr(8327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8327||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z22_0.||top.srr(8328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8328||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3.||top.srr(8329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8329||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.||top.srr(8330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8330||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.||top.srr(8331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8331||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.||top.srr(8332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8332||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16_3.||top.srr(8333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8333||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16_2.||top.srr(8334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8334||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16_1.||top.srr(8335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8335||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z16_0.||top.srr(8336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8336||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14_1.||top.srr(8337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8337||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z14_0.||top.srr(8338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8338||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_1.||top.srr(8339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8339||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3_1.||top.srr(8340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8340||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5_1_2.||top.srr(8341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8341||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s_1.||top.srr(8342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8342||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5_1_1.||top.srr(8343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8343||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s_0.||top.srr(8344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8344||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z11.||top.srr(8345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8345||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z12.||top.srr(8346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8346||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1.||top.srr(8347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8347||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_1.||top.srr(8348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8348||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_1.||top.srr(8349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8349||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0.||top.srr(8350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8350||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0.||top.srr(8351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8351||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0.||top.srr(8352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8352||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9_1.||top.srr(8353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8353||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9_0.||top.srr(8354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8354||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0.||top.srr(8355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8355||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z3_0.||top.srr(8356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8356||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5_1_0.||top.srr(8357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8357||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s_1.||top.srr(8358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8358||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z5_0.||top.srr(8359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8359||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s_0.||top.srr(8360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8360||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) has its enable tied to GND.||top.srr(8366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8366||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) has its enable tied to GND.||top.srr(8367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8367||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) has its enable tied to GND.||top.srr(8368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8368||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z47(verilog)) has its enable tied to GND.||top.srr(8369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8369||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8370||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8371||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8372||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8373||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8374||miv_rv32ima_l1_axi.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/146
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.||top.srr(8375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8375||miv_rv32ima_l1_axi.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/146
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[0] is reduced to a combinational gate by constant propagation.||top.srr(8376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8376||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[1] is reduced to a combinational gate by constant propagation.||top.srr(8377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8377||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[2] is reduced to a combinational gate by constant propagation.||top.srr(8378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8378||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[3] is reduced to a combinational gate by constant propagation.||top.srr(8379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8379||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[4] is reduced to a combinational gate by constant propagation.||top.srr(8380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8380||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[5] is reduced to a combinational gate by constant propagation.||top.srr(8381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8381||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[6] is reduced to a combinational gate by constant propagation.||top.srr(8382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8382||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[7] is reduced to a combinational gate by constant propagation.||top.srr(8383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8383||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[8] is reduced to a combinational gate by constant propagation.||top.srr(8384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8384||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[9] is reduced to a combinational gate by constant propagation.||top.srr(8385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8385||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[10] is reduced to a combinational gate by constant propagation.||top.srr(8386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8386||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[11] is reduced to a combinational gate by constant propagation.||top.srr(8387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8387||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[12] is reduced to a combinational gate by constant propagation.||top.srr(8388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8388||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[13] is reduced to a combinational gate by constant propagation.||top.srr(8389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8389||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[14] is reduced to a combinational gate by constant propagation.||top.srr(8390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8390||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[15] is reduced to a combinational gate by constant propagation.||top.srr(8391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8391||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[16] is reduced to a combinational gate by constant propagation.||top.srr(8392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8392||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[17] is reduced to a combinational gate by constant propagation.||top.srr(8393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8393||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[18] is reduced to a combinational gate by constant propagation.||top.srr(8394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8394||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[19] is reduced to a combinational gate by constant propagation.||top.srr(8395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8395||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[20] is reduced to a combinational gate by constant propagation.||top.srr(8396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8396||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[21] is reduced to a combinational gate by constant propagation.||top.srr(8397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8397||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[22] is reduced to a combinational gate by constant propagation.||top.srr(8398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8398||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[23] is reduced to a combinational gate by constant propagation.||top.srr(8399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8399||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[24] is reduced to a combinational gate by constant propagation.||top.srr(8400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8400||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[25] is reduced to a combinational gate by constant propagation.||top.srr(8401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8401||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[26] is reduced to a combinational gate by constant propagation.||top.srr(8402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8402||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[27] is reduced to a combinational gate by constant propagation.||top.srr(8403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8403||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[28] is reduced to a combinational gate by constant propagation.||top.srr(8404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8404||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[29] is reduced to a combinational gate by constant propagation.||top.srr(8405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8405||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2[30] is reduced to a combinational gate by constant propagation.||top.srr(8406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8406||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[0] is reduced to a combinational gate by constant propagation.||top.srr(8407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8407||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[1] is reduced to a combinational gate by constant propagation.||top.srr(8408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8408||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[2] is reduced to a combinational gate by constant propagation.||top.srr(8409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8409||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[3] is reduced to a combinational gate by constant propagation.||top.srr(8410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8410||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[4] is reduced to a combinational gate by constant propagation.||top.srr(8411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8411||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[5] is reduced to a combinational gate by constant propagation.||top.srr(8412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8412||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[6] is reduced to a combinational gate by constant propagation.||top.srr(8413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8413||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[7] is reduced to a combinational gate by constant propagation.||top.srr(8414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8414||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[8] is reduced to a combinational gate by constant propagation.||top.srr(8415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8415||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[9] is reduced to a combinational gate by constant propagation.||top.srr(8416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8416||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[10] is reduced to a combinational gate by constant propagation.||top.srr(8417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8417||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[11] is reduced to a combinational gate by constant propagation.||top.srr(8418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8418||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[12] is reduced to a combinational gate by constant propagation.||top.srr(8419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8419||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[13] is reduced to a combinational gate by constant propagation.||top.srr(8420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8420||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[14] is reduced to a combinational gate by constant propagation.||top.srr(8421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8421||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[15] is reduced to a combinational gate by constant propagation.||top.srr(8422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8422||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[16] is reduced to a combinational gate by constant propagation.||top.srr(8423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8423||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[17] is reduced to a combinational gate by constant propagation.||top.srr(8424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8424||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[18] is reduced to a combinational gate by constant propagation.||top.srr(8425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8425||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[19] is reduced to a combinational gate by constant propagation.||top.srr(8426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8426||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[20] is reduced to a combinational gate by constant propagation.||top.srr(8427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8427||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[21] is reduced to a combinational gate by constant propagation.||top.srr(8428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8428||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[22] is reduced to a combinational gate by constant propagation.||top.srr(8429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8429||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[23] is reduced to a combinational gate by constant propagation.||top.srr(8430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8430||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[24] is reduced to a combinational gate by constant propagation.||top.srr(8431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8431||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[25] is reduced to a combinational gate by constant propagation.||top.srr(8432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8432||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[26] is reduced to a combinational gate by constant propagation.||top.srr(8433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8433||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[27] is reduced to a combinational gate by constant propagation.||top.srr(8434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8434||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[28] is reduced to a combinational gate by constant propagation.||top.srr(8435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8435||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[29] is reduced to a combinational gate by constant propagation.||top.srr(8436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8436||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0[30] is reduced to a combinational gate by constant propagation.||top.srr(8437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8437||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3(verilog) because it does not drive other instances.||top.srr(8438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8438||miv_rv32ima_l1_axi_int_xing.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v'/linenumber/194
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8439||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8440||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8441||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8442||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8443||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8444||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8445||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8446||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8447||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8448||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8449||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8450||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8451||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8452||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8453||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8454||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8455||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8456||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8457||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8458||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8459||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8460||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8461||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8462||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8463||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8464||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8465||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8466||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8467||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8468||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8469||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_31 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.||top.srr(8470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8470||miv_rv32ima_l1_axi_tlplic_plic.v(2262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2262
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_30 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.||top.srr(8471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8471||miv_rv32ima_l1_axi_tlplic_plic.v(2254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2254
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.||top.srr(8472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8472||miv_rv32ima_l1_axi_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||top.srr(8473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8473||miv_rv32ima_l1_axi_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||top.srr(8474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8474||miv_rv32ima_l1_axi_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||top.srr(8475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8475||miv_rv32ima_l1_axi_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||top.srr(8476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8476||miv_rv32ima_l1_axi_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||top.srr(8477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8477||miv_rv32ima_l1_axi_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||top.srr(8478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8478||miv_rv32ima_l1_axi_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||top.srr(8479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8479||miv_rv32ima_l1_axi_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||top.srr(8480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8480||miv_rv32ima_l1_axi_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||top.srr(8481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8481||miv_rv32ima_l1_axi_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||top.srr(8482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8482||miv_rv32ima_l1_axi_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||top.srr(8483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8483||miv_rv32ima_l1_axi_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||top.srr(8484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8484||miv_rv32ima_l1_axi_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||top.srr(8485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8485||miv_rv32ima_l1_axi_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||top.srr(8486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8486||miv_rv32ima_l1_axi_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||top.srr(8487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8487||miv_rv32ima_l1_axi_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||top.srr(8488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8488||miv_rv32ima_l1_axi_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||top.srr(8489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8489||miv_rv32ima_l1_axi_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||top.srr(8490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8490||miv_rv32ima_l1_axi_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||top.srr(8491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8491||miv_rv32ima_l1_axi_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||top.srr(8492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8492||miv_rv32ima_l1_axi_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||top.srr(8493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8493||miv_rv32ima_l1_axi_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||top.srr(8494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8494||miv_rv32ima_l1_axi_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||top.srr(8495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8495||miv_rv32ima_l1_axi_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||top.srr(8496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8496||miv_rv32ima_l1_axi_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||top.srr(8497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8497||miv_rv32ima_l1_axi_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||top.srr(8498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8498||miv_rv32ima_l1_axi_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||top.srr(8499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8499||miv_rv32ima_l1_axi_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||top.srr(8500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8500||miv_rv32ima_l1_axi_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(8501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8501||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8502||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8503||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8504||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance PeripheryBus_slave_TLBuffer (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER(verilog) because it does not drive other instances.||top.srr(8505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8505||miv_rv32ima_l1_axi_periphery_bus_pbus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v'/linenumber/512
Implementation;Synthesis||MO160||@W:Register bit _T_239_0_error (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(8506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8506||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||top.srr(8507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8507||miv_rv32ima_l1_axi_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE(verilog) because it does not drive other instances.||top.srr(8508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8508||miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v'/linenumber/338
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8509||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(8510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8510||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(8511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8511||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_RVCEXPANDER (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER(verilog) because it does not drive other instances.||top.srr(8512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8512||miv_rv32ima_l1_axi_ibuf.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(8513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8513||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance value (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(8514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8514||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.||top.srr(8515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8515||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.||top.srr(8516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8516||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance dcacheArb (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER(verilog) because it does not drive other instances.||top.srr(8517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8517||miv_rv32ima_l1_axi_rocket_tile_tile.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/718
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1(verilog) because it does not drive other instances.||top.srr(8518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8518||miv_rv32ima_l1_axi_rocket_tile_tile.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/710
Implementation;Synthesis||BN115||@N: Removing instance intXbar (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR(verilog) because it does not drive other instances.||top.srr(8519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8519||miv_rv32ima_l1_axi_rocket_tile_tile.v(544);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/544
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||top.srr(8520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8520||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(8521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8521||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(8522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8522||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.||top.srr(8523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8523||miv_rv32ima_l1_axi_tlerror_error.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/237
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_slave_TLBuffer (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER_0(verilog) because it does not drive other instances.||top.srr(8524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8524||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/278
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_master_TLBuffer (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER_1(verilog) because it does not drive other instances.||top.srr(8525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8525||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/242
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS(verilog) because it does not drive other instances.||top.srr(8526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8526||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/204
Implementation;Synthesis||BN115||@N: Removing instance MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE(verilog) because it does not drive other instances.||top.srr(8527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8527||miv_rv32ima_l1_axi_tlxbar_system_bus.v(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance SystemBus_master_TLSplitter (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER(verilog) because it does not drive other instances.||top.srr(8528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8528||miv_rv32ima_l1_axi_system_bus_sbus.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v'/linenumber/789
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER(verilog) because it does not drive other instances.||top.srr(8529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8529||miv_rv32ima_l1_axi_rocket_system.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/3385
Implementation;Synthesis||BN115||@N: Removing instance trim (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM(verilog) because it does not drive other instances.||top.srr(8530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8530||miv_rv32ima_l1_axi_rocket_system.v(2895);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2895
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_XING (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING(verilog) because it does not drive other instances.||top.srr(8531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8531||miv_rv32ima_l1_axi_rocket_system.v(2770);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2770
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_TLFILTER (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER(verilog) because it does not drive other instances.||top.srr(8532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8532||miv_rv32ima_l1_axi_rocket_system.v(2587);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2587
Implementation;Synthesis||BN115||@N: Removing instance memBuses_0 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog) because it does not drive other instances.||top.srr(8533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8533||miv_rv32ima_l1_axi_rocket_system.v(2551);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2551
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_XBAR (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR(verilog) because it does not drive other instances.||top.srr(8534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8534||miv_rv32ima_l1_axi_rocket_system.v(2292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2292
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8535||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8536||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8537||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8538||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z23(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z22_0(verilog) because it does not drive other instances.||top.srr(8539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8539||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z23(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z21(verilog) because it does not drive other instances.||top.srr(8540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8540||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z23(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(8541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8541||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8542||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8543||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8544||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8545||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z22_1(verilog) because it does not drive other instances.||top.srr(8546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8546||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z24(verilog) because it does not drive other instances.||top.srr(8547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8547||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(8548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8548||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8549||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8550||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8551||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8552||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z29(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z28(verilog) because it does not drive other instances.||top.srr(8553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8553||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z29(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z26(verilog) because it does not drive other instances.||top.srr(8554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8554||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8555||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8556||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8557||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8558||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z30(verilog) because it does not drive other instances.||top.srr(8559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8559||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN362||@N: Removing sequential instance latARCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z37(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8560||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance latARPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z37(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8561||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance latARLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z37(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8562||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8563||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8564||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8565||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8566||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8567||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8568||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8569||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8570||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8571||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8572||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z36(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8573||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z36(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8574||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z36(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8575||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8576||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8577||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8578||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8579||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8580||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8581||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8582||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8583||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8584||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8585||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z38(verilog) because it does not drive other instances.||top.srr(8586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8586||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z34(verilog) because it does not drive other instances.||top.srr(8587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8587||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8588||targetmuxcontroller.v(838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/838
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s_1(verilog)) of type view:work.caxi4interconnect_BitScan0_1s_1_1(verilog) because it does not drive other instances.||top.srr(8589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8589||transactioncontroller.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v'/linenumber/228
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z5_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_Z7_1_2(verilog) because it does not drive other instances.||top.srr(8590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8590||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z5_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_Z6_1_2(verilog) because it does not drive other instances.||top.srr(8591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8591||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_1_9s_1s_0(verilog)) of type view:work.caxi4interconnect_BitScan0_1s_1_0(verilog) because it does not drive other instances.||top.srr(8592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8592||transactioncontroller.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v'/linenumber/228
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8593||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8594||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8595||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8596||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8597||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8598||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8599||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8600||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8601||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8602||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8603||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8604||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8605||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8606||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8607||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8608||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8609||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8610||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8611||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8612||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z19(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.||top.srr(8613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8613||derr_slave.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8614||targetmuxcontroller.v(838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/838
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.srcPort[4] (in view: work.caxi4interconnect_TargetMuxController_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8615||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.srcPort[2:0] (in view: work.caxi4interconnect_TargetMuxController_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8616||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.dataFifoWr (in view: work.caxi4interconnect_TargetMuxController_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8617||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s_1(verilog)) of type view:work.caxi4interconnect_BitScan0_1s_0_1(verilog) because it does not drive other instances.||top.srr(8620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8620||transactioncontroller.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v'/linenumber/228
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z5_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_Z7_1_0(verilog) because it does not drive other instances.||top.srr(8621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8621||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z5_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_Z6_1_0(verilog) because it does not drive other instances.||top.srr(8622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8622||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_0_9s_1s_0(verilog)) of type view:work.caxi4interconnect_BitScan0_1s_0_0(verilog) because it does not drive other instances.||top.srr(8623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8623||transactioncontroller.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v'/linenumber/228
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8624||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8625||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8626||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8627||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8628||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8629||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8630||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8631||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8632||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8633||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8634||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8635||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z102(verilog) has no references to its outputs; instance not removed. ||top.srr(8636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8636||ddr3_0.v(1351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1351
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) of type view:work.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(8637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8637||ddr3_0_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) of type view:work.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(8638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8638||ddr3_0_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z105(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.||top.srr(8639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8639||tip_ctrl_blk.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.||top.srr(8640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8640||trn_clk.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/583
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||top.srr(8641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8641||apb_if.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_re_s0 is reduced to a combinational gate by constant propagation.||top.srr(8642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8642||apb_if.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/244
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_we_s0 is reduced to a combinational gate by constant propagation.||top.srr(8643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8643||apb_if.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/244
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z105(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.||top.srr(8644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8644||tip_ctrl_blk.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.apb_data_out_tri_enable is reduced to a combinational gate by constant propagation.||top.srr(8645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8645||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||top.srr(8646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8646||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||top.srr(8647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8647||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||top.srr(8648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8648||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||top.srr(8649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8649||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||top.srr(8650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8650||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||top.srr(8651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8651||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||top.srr(8652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8652||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||top.srr(8653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8653||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||top.srr(8654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8654||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||top.srr(8655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8655||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1532
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||top.srr(8656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8656||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||top.srr(8657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8657||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||top.srr(8658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8658||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||top.srr(8659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8659||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||top.srr(8660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8660||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||top.srr(8661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8661||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||top.srr(8662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8662||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||top.srr(8663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8663||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||top.srr(8664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8664||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||top.srr(8665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8665||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1532
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.apb_pause_int[0] is reduced to a combinational gate by constant propagation.||top.srr(8666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8666||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8667||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8668||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN115||@N: Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z106(verilog)) of type view:work.register_bank_0s_2s(verilog) because it does not drive other instances.||top.srr(8669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8669||coreddr_tip_int.v(887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/887
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z102(verilog) has no references to its outputs; instance not removed. ||top.srr(8670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8670||ddr3_0.v(1351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1351
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) of type view:work.PF_DDR_CFG_INIT_Z108(verilog) because it does not drive other instances.||top.srr(8671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8671||ddr3_0.v(2730);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/2730
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z102(verilog) has no references to its outputs; instance not removed. ||top.srr(8672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8672||ddr3_0.v(1351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1351
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||top.srr(8673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8673||coreahblite_matrix4x16.v(3072);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3072
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||top.srr(8674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8674||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||top.srr(8675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8675||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||top.srr(8676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8676||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z102(verilog) has no references to its outputs; instance not removed. ||top.srr(8677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8677||ddr3_0.v(1351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1351
Implementation;Synthesis||MO129||@W:Sequential instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.errorRespState is reduced to a combinational gate by constant propagation.||top.srr(8678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8678||coreahbtoapb3_ahbtoapbsm.v(322);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/322
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=31 on compile point AXI4_Interconnect ||top.srr(8682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8682||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=8 on compile point COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s ||top.srr(8683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8683||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=36 on compile point C0_axi_if_Z53 ||top.srr(8684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8684||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=9 on compile point C0_sdram_lb_Z100 ||top.srr(8685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8685||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=2 on compile point TIP_CTRL_BLK_Z105 ||top.srr(8686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8686||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4,dsps=6 on compile point MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET ||top.srr(8687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8687||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=24 on compile point MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s ||top.srr(8688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8688||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952,dsps=918 on top level netlist top ||top.srr(8689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8689||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8757||ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8758||ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8759||ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8760||ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8761||ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|N_1_inferred_clock which controls 360 sequential elements including COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8762||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN||top.srr(8764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8764||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN||top.srr(8765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8765||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(8766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8766||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(8788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8788||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8795||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8802||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8809||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8816||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8823||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8830||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8837||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8844||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8851||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(8858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8858||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8865||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8872||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8879||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8886||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(8893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8893||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8900||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8907||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8914||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8921||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z36(verilog)); safe FSM implementation is not required.||top.srr(8926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8926||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z37(verilog)); safe FSM implementation is not required.||top.srr(8931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8931||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(8938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8938||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8945||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(8952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8952||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(8959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8959||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(8966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8966||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(9551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9551||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\Mikey\Desktop\LiberoProjects\PF_Mi_V_Tut\synthesis\top_cck.rpt" .||top.srr(9555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9555||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(9605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9605||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.AXI4_Interconnect(verilog) ||top.srr(9607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9607||axi4_interconnect.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.COREAHBLITE_0(verilog) ||top.srr(9608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9608||coreahblite_0.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAXITOAHBL_LIB.COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog) ||top.srr(9609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9609||coreaxitoahbl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) ||top.srr(9610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9610||rdlvl_train.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) ||top.srr(9611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9611||rdlvl_train.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.TIP_CTRL_BLK_Z105(verilog) ||top.srr(9612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9612||tip_ctrl_blk.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/20
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog) ||top.srr(9613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9613||miv_rv32ima_l1_axi_rocket.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog) ||top.srr(9614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9614||miv_rv32ima_l1_axi.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/68
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.AXI4_Interconnect(verilog) unnecessary ||top.srr(9619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9619||axi4_interconnect.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog) unnecessary ||top.srr(9620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9620||miv_rv32ima_l1_axi.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/68
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.TIP_CTRL_BLK_Z105(verilog) unnecessary ||top.srr(9621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9621||tip_ctrl_blk.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/20
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:COREAXITOAHBL_LIB.COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog) unnecessary ||top.srr(9622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9622||coreaxitoahbl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.top(verilog) unnecessary ||top.srr(9623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9623||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog) unnecessary ||top.srr(9624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9624||miv_rv32ima_l1_axi_rocket.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/64
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.COREAHBLITE_0(verilog) unnecessary ||top.srr(9627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9627||coreahblite_0.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) because ||top.srr(9630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9630||rdlvl_train.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[8] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9643||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[9] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9644||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[10] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9645||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[11] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9646||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[12] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9647||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[13] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9648||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[14] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9649||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[15] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9650||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[24] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9651||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[25] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9652||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[26] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9653||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[27] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9654||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[28] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9655||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[29] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9656||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[30] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9657||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[31] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9658||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[40] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9659||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[41] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9660||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[42] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9661||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[43] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9662||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[44] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9663||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[45] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9664||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[46] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9665||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[47] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9666||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[56] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9667||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[57] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9668||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[58] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9669||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[59] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9670||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[60] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9671||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[61] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9672||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[62] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9673||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[63] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9674||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[72] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9675||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[73] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9676||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[74] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9677||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[75] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9678||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[76] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9679||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[77] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9680||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[78] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9681||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[79] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9682||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[88] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9683||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[89] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9684||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[90] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9685||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[91] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9686||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[92] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9687||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[93] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9688||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[94] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9689||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[95] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9690||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[104] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9691||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[105] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9692||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[106] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9693||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[107] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9694||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[108] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9695||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[109] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9696||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[110] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9697||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[111] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9698||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[120] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9699||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[121] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9700||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[122] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9701||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[123] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9702||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[124] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9703||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[125] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9704||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[126] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9705||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[127] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9706||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9753||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance read_count[11:0] ||top.srr(9754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9754||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance en_wait_cnt[9:0] ||top.srr(9755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9755||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance txdly_cnt[7:0] ||top.srr(9756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9756||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0(verilog) instance pause_delay_cnt[7:0] ||top.srr(9769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9769||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0(verilog) instance good_cnt[7:0] ||top.srr(9770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9770||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0(verilog) instance delay_cnt[7:0] ||top.srr(9771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9771||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0(verilog) instance init_delay[7:0] ||top.srr(9772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9772||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) because ||top.srr(9815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9815||rdlvl_train.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[0] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9828||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[1] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9829||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[2] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9830||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[3] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9831||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[4] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9832||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9833||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9834||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9835||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[16] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9836||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[17] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9837||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[18] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9838||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[19] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9839||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[20] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9840||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[21] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9841||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[22] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9842||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[23] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9843||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[32] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9844||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[33] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9845||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[34] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9846||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[35] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9847||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[36] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9848||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[37] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9849||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[38] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9850||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[39] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9851||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[48] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9852||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[49] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9853||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[50] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9854||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[51] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9855||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[52] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9856||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[53] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9857||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[54] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9858||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[55] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9859||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[64] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9860||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[65] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9861||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[66] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9862||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[67] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9863||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[68] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9864||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[69] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9865||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[70] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9866||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[71] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9867||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[80] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9868||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[81] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9869||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[82] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9870||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[83] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9871||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[84] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9872||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[85] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9873||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[86] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9874||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[87] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9875||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[96] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9876||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[97] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9877||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[98] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9878||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[99] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9879||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[100] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9880||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[101] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9881||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[102] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9882||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[103] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9883||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[112] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9884||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[113] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9885||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[114] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9886||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[115] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9887||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[116] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9888||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[117] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9889||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[118] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9890||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.dfi_rddata[119] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9891||lane_alignment.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/98
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9938||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance read_count[11:0] ||top.srr(9939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9939||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance en_wait_cnt[9:0] ||top.srr(9940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9940||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance txdly_cnt[7:0] ||top.srr(9941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9941||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1(verilog) instance pause_delay_cnt[7:0] ||top.srr(9954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9954||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1(verilog) instance good_cnt[7:0] ||top.srr(9955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9955||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1(verilog) instance delay_cnt[7:0] ||top.srr(9956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9956||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1(verilog) instance init_delay[7:0] ||top.srr(9957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9957||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10091||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10092||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10093||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10094||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10095||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_25s_1s_34s_85_0_0|N_2_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||top.srr(10096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10096||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10097||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 20.00ns ||top.srr(10110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10110||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 33.33ns ||top.srr(10111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10111||null;null
Implementation;Synthesis||MT615||@N: Found clock CCC_0_0/CCC_0_0/pll_inst_0/OUT0 with period 9.00ns ||top.srr(10112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10112||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns ||top.srr(10113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10113||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns ||top.srr(10114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10114||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns ||top.srr(10115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10115||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns ||top.srr(10116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10116||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.N_3_0.||top.srr(10117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10117||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||top.srr(10118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10118||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.N_3.||top.srr(10119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10119||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||top.srr(10120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10120||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.N_3_1.||top.srr(10121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10121||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|N_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.N_1.||top.srr(10122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10122||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { AXI4_Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11223||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(11224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11224||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(11225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11225||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11226||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11227||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11228||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11229||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11230||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11231||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(11232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11232||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11233||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11234||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11235||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11236||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11237||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11238||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11239||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11240||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11241||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11242||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11243||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11244||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11245||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11246||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(11247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11247||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11248||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11249||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11250||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11251||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11252||synthesis.fdc(44);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/44
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11253||synthesis.fdc(45);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/45
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11254||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11255||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11256||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11257||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11258||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11259||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11260||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11261||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11262||synthesis.fdc(63);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/63
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11263||synthesis.fdc(64);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/64
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(11264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11264||synthesis.fdc(65);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/65
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 10 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
