# SPICE Codes
## Rectifier 
![FSMD Multiplier Architecture](https://raw.githubusercontent.com/pravinzode/Sept-2025-Verilog_HDL/main/images/FSMD_Multiplier_Architecture.PNG)

---
## ðŸ“œ Multiplier Modules 
```verilog



```

