Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  2 23:04:18 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_rgb_led_controller_timing_summary_routed.rpt -rpx test_rgb_led_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_rgb_led_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.840        0.000                      0                  206        0.106        0.000                      0                  206        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.840        0.000                      0                  206        0.106        0.000                      0                  206        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/FadeOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.854ns (22.231%)  route 2.987ns (77.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.719     5.322    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  U_RGB_LED_CONTROLLER/blue_reg[2]/Q
                         net (fo=10, routed)          1.165     6.942    U_RGB_LED_CONTROLLER/blue_reg_n_0_[2]
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_RGB_LED_CONTROLLER/blue[6]_i_3/O
                         net (fo=2, routed)           0.579     7.646    U_RGB_LED_CONTROLLER/blue[6]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  U_RGB_LED_CONTROLLER/blue[7]_i_2/O
                         net (fo=1, routed)           0.656     8.426    U_RGB_LED_CONTROLLER/blue[7]_i_2_n_0
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.150     8.576 r  U_RGB_LED_CONTROLLER/blue[7]_i_1/O
                         net (fo=2, routed)           0.588     9.163    U_RGB_LED_CONTROLLER/blue[7]
    SLICE_X3Y84          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y84          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)       -0.242    15.003    U_RGB_LED_CONTROLLER/FadeOut_reg[7]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.363%)  route 2.965ns (77.637%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.719     5.322    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  U_RGB_LED_CONTROLLER/blue_reg[2]/Q
                         net (fo=10, routed)          1.165     6.942    U_RGB_LED_CONTROLLER/blue_reg_n_0_[2]
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_RGB_LED_CONTROLLER/blue[6]_i_3/O
                         net (fo=2, routed)           0.579     7.646    U_RGB_LED_CONTROLLER/blue[6]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  U_RGB_LED_CONTROLLER/blue[7]_i_2/O
                         net (fo=1, routed)           0.656     8.426    U_RGB_LED_CONTROLLER/blue[7]_i_2_n_0
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.150     8.576 r  U_RGB_LED_CONTROLLER/blue[7]_i_1/O
                         net (fo=2, routed)           0.565     9.141    U_RGB_LED_CONTROLLER/blue[7]
    SLICE_X4Y83          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.596    15.019    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y83          FDCE                                         r  U_RGB_LED_CONTROLLER/blue_reg[7]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)       -0.269    14.990    U_RGB_LED_CONTROLLER/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.966ns (23.842%)  route 3.086ns (76.158%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.819     6.563    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.862 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.280     7.142    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.988     9.253    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.377 r  U_RGB_LED_CONTROLLER/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.377    U_RGB_LED_CONTROLLER/count_1[31]
    SLICE_X4Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[31]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031    15.297    U_RGB_LED_CONTROLLER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X6Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_RGB_LED_CONTROLLER/count_reg[27]/Q
                         net (fo=2, routed)           1.004     6.848    U_RGB_LED_CONTROLLER/count[27]
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  U_RGB_LED_CONTROLLER/count[31]_i_9/O
                         net (fo=1, routed)           0.280     7.252    U_RGB_LED_CONTROLLER/count[31]_i_9_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  U_RGB_LED_CONTROLLER/count[31]_i_4/O
                         net (fo=33, routed)          1.816     9.192    U_RGB_LED_CONTROLLER/count[31]_i_4_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.124     9.316 r  U_RGB_LED_CONTROLLER/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.316    U_RGB_LED_CONTROLLER/count_1[7]
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    15.024    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[7]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.295    U_RGB_LED_CONTROLLER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.966ns (23.941%)  route 3.069ns (76.059%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.819     6.563    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.862 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.280     7.142    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.971     9.237    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  U_RGB_LED_CONTROLLER/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.361    U_RGB_LED_CONTROLLER/count_1[21]
    SLICE_X6Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X6Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[21]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.077    15.343    U_RGB_LED_CONTROLLER/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.966ns (24.846%)  route 2.922ns (75.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.819     6.563    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.862 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.280     7.142    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.824     9.090    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.214 r  U_RGB_LED_CONTROLLER/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.214    U_RGB_LED_CONTROLLER/count_1[29]
    SLICE_X4Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y96          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[29]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.029    15.295    U_RGB_LED_CONTROLLER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.966ns (25.014%)  route 2.896ns (74.986%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.819     6.563    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.862 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.280     7.142    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.798     9.064    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.124     9.188 r  U_RGB_LED_CONTROLLER/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.188    U_RGB_LED_CONTROLLER/count_1[24]
    SLICE_X4Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y94          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[24]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031    15.297    U_RGB_LED_CONTROLLER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PR_FC_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.890ns (23.200%)  route 2.946ns (76.800%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X6Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_RGB_LED_CONTROLLER/count_reg[27]/Q
                         net (fo=2, routed)           1.004     6.848    U_RGB_LED_CONTROLLER/count[27]
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.972 f  U_RGB_LED_CONTROLLER/count[31]_i_9/O
                         net (fo=1, routed)           0.280     7.252    U_RGB_LED_CONTROLLER/count[31]_i_9_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.376 f  U_RGB_LED_CONTROLLER/count[31]_i_4/O
                         net (fo=33, routed)          1.663     9.039    U_RGB_LED_CONTROLLER/count[31]_i_4_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.163 r  U_RGB_LED_CONTROLLER/PR_FC_i_1/O
                         net (fo=1, routed)           0.000     9.163    U_RGB_LED_CONTROLLER/PR_FC
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/PR_FC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    15.024    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/PR_FC_reg/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.029    15.293    U_RGB_LED_CONTROLLER/PR_FC_reg
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.916ns (23.717%)  route 2.946ns (76.283%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.724     5.327    U_RGB_LED_CONTROLLER/CLK
    SLICE_X6Y95          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_RGB_LED_CONTROLLER/count_reg[27]/Q
                         net (fo=2, routed)           1.004     6.848    U_RGB_LED_CONTROLLER/count[27]
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  U_RGB_LED_CONTROLLER/count[31]_i_9/O
                         net (fo=1, routed)           0.280     7.252    U_RGB_LED_CONTROLLER/count[31]_i_9_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  U_RGB_LED_CONTROLLER/count[31]_i_4/O
                         net (fo=33, routed)          1.663     9.039    U_RGB_LED_CONTROLLER/count[31]_i_4_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.150     9.189 r  U_RGB_LED_CONTROLLER/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.189    U_RGB_LED_CONTROLLER/count_1[6]
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    15.024    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y90          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075    15.339    U_RGB_LED_CONTROLLER/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 U_RGB_LED_CONTROLLER/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.966ns (24.993%)  route 2.899ns (75.007%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  U_RGB_LED_CONTROLLER/count_reg[9]/Q
                         net (fo=2, routed)           0.819     6.563    U_RGB_LED_CONTROLLER/count[9]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.862 r  U_RGB_LED_CONTROLLER/count[31]_i_6/O
                         net (fo=1, routed)           0.280     7.142    U_RGB_LED_CONTROLLER/count[31]_i_6_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  U_RGB_LED_CONTROLLER/count[31]_i_3/O
                         net (fo=33, routed)          1.801     9.067    U_RGB_LED_CONTROLLER/count[31]_i_3_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.191 r  U_RGB_LED_CONTROLLER/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.191    U_RGB_LED_CONTROLLER/count_1[20]
    SLICE_X6Y93          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    U_RGB_LED_CONTROLLER/CLK
    SLICE_X6Y93          FDCE                                         r  U_RGB_LED_CONTROLLER/count_reg[20]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077    15.343    U_RGB_LED_CONTROLLER/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y84          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_LED_CONTROLLER/FadeOut_reg[18]/Q
                         net (fo=1, routed)           0.054     1.714    U_RGB_LED_CONTROLLER/p_0_in_0[2]
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  U_RGB_LED_CONTROLLER/PWM_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_RGB_LED_CONTROLLER/PWM_RED[2]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.871     2.036    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[2]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.653    U_RGB_LED_CONTROLLER/PWM_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y84          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_RGB_LED_CONTROLLER/FadeOut_reg[16]/Q
                         net (fo=1, routed)           0.087     1.747    U_RGB_LED_CONTROLLER/p_0_in_0[0]
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  U_RGB_LED_CONTROLLER/PWM_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_RGB_LED_CONTROLLER/PWM_RED[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.871     2.036    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[0]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    U_RGB_LED_CONTROLLER/PWM_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.321%)  route 0.150ns (44.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.517    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y83          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_RGB_LED_CONTROLLER/FadeOut_reg[17]/Q
                         net (fo=1, routed)           0.150     1.809    U_RGB_LED_CONTROLLER/p_0_in_0[1]
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  U_RGB_LED_CONTROLLER/PWM_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_RGB_LED_CONTROLLER/PWM_RED[1]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.871     2.036    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y84          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_RED_reg[1]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.677    U_RGB_LED_CONTROLLER/PWM_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    U_DEBOUNCER/CLK
    SLICE_X1Y87          FDRE                                         r  U_DEBOUNCER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_DEBOUNCER/stble_reg/Q
                         net (fo=4, routed)           0.124     1.786    U_DEBOUNCER/stbleTmp_reg_0
    SLICE_X1Y86          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_DEBOUNCER/CLK
    SLICE_X1Y86          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    U_DEBOUNCER/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_BLUE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.951%)  route 0.112ns (33.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y84          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  U_RGB_LED_CONTROLLER/FadeOut_reg[7]/Q
                         net (fo=1, routed)           0.112     1.759    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[7]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.098     1.857 r  U_RGB_LED_CONTROLLER/PWM_BLUE[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_RGB_LED_CONTROLLER/PWM_BLUE[7]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.655    U_RGB_LED_CONTROLLER/PWM_BLUE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.812%)  route 0.153ns (45.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    U_DEBOUNCER/CLK
    SLICE_X1Y86          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_DEBOUNCER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.153     1.814    U_RGB_LED_CONTROLLER/stbleTmp
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  U_RGB_LED_CONTROLLER//FSM_sequential_ActualState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_RGB_LED_CONTROLLER//FSM_sequential_ActualState[2]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.120     1.654    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.476%)  route 0.155ns (45.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X7Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[10]/Q
                         net (fo=1, routed)           0.155     1.815    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[10]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  U_RGB_LED_CONTROLLER/PWM_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_RGB_LED_CONTROLLER/PWM_GREEN[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X3Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_GREEN_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.649    U_RGB_LED_CONTROLLER/PWM_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.994%)  route 0.165ns (47.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    U_DEBOUNCER/CLK
    SLICE_X1Y87          FDRE                                         r  U_DEBOUNCER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_DEBOUNCER/stble_reg/Q
                         net (fo=4, routed)           0.165     1.826    U_RGB_LED_CONTROLLER/stble_reg
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState[1]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.121     1.655    U_RGB_LED_CONTROLLER/FSM_sequential_ActualState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.409%)  route 0.198ns (51.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X5Y86          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[2]/Q
                         net (fo=1, routed)           0.198     1.858    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.903 r  U_RGB_LED_CONTROLLER/PWM_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U_RGB_LED_CONTROLLER/PWM_BLUE[2]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    U_RGB_LED_CONTROLLER/CLK
    SLICE_X2Y85          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.678    U_RGB_LED_CONTROLLER/PWM_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_RGB_LED_CONTROLLER/FadeOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_LED_CONTROLLER/PWM_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y85          FDCE                                         r  U_RGB_LED_CONTROLLER/FadeOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_RGB_LED_CONTROLLER/FadeOut_reg[3]/Q
                         net (fo=1, routed)           0.157     1.816    U_RGB_LED_CONTROLLER/FadeOut_reg_n_0_[3]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  U_RGB_LED_CONTROLLER/PWM_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_RGB_LED_CONTROLLER/PWM_BLUE[3]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    U_RGB_LED_CONTROLLER/CLK
    SLICE_X4Y86          FDRE                                         r  U_RGB_LED_CONTROLLER/PWM_BLUE_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.624    U_RGB_LED_CONTROLLER/PWM_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DEBOUNCER/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DEBOUNCER/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DEBOUNCER/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DEBOUNCER/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     U_DEBOUNCER/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     U_DEBOUNCER/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     U_DEBOUNCER/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DEBOUNCER/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     U_RGB_LED_CONTROLLER/FadeOut_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     U_RGB_LED_CONTROLLER/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     U_RGB_LED_CONTROLLER/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_PWM_RED_LED1/prescalerCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U_RGB_LED_CONTROLLER/FadeOut_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_RGB_LED_CONTROLLER/FadeOut_reg[5]/C



