# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_Asim.srcs/sources_1/new/2to16decoder.vhd" \
"../../../../lab2_Asim.srcs/sources_1/new/4to16_decoder.vhd" \
"../../../../lab2_Asim.srcs/sim_1/new/decoder4to16_tb.vhd" \

# Do not sort compile order
nosort
