 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: J-2014.09-SP3
Date   : Mon Apr 12 15:56:13 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: inner_first_stage_data_reg_reg_201_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  rst (in)                                                0.00       0.10 f
  U9146/ZN (IND2D4BWP30P140LVT)                           0.01       0.11 f
  U8591/ZN (INVD2BWP30P140LVT)                            0.01       0.12 r
  U8737/ZN (ND2OPTIBD1BWP30P140LVT)                       0.02       0.15 f
  U8963/ZN (NR4D0BWP30P140LVT)                            0.15       0.30 r
  U10565/ZN (AOI22D1BWP30P140LVT)                         0.02       0.32 f
  U10566/ZN (ND2D1BWP30P140LVT)                           0.01       0.33 r
  inner_first_stage_data_reg_reg_201_/D (DFQD1BWP30P140LVT)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  clock uncertainty                                      -0.15       0.35
  inner_first_stage_data_reg_reg_201_/CP (DFQD1BWP30P140LVT)
                                                          0.00       0.35 r
  library setup time                                     -0.01       0.34
  data required time                                                 0.34
  --------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
