{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "Main_Blocks_sram_ctrl_0_0",
    "cell_name": "sram_ctrl_0",
    "component_reference": "xilinx.com:module_ref:sram_ctrl:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../SRAM_Breadbord_Test.gen/sources_1/bd/Main_Blocks/ip/Main_Blocks_sram_ctrl_0_0",
    "parameters": {
      "component_parameters": {
        "ADDR_WIDTH": [ { "value": "22", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DATA_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "CLK_FREQ": [ { "value": "12000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "Main_Blocks_sram_ctrl_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "ADDR_WIDTH": [ { "value": "22", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DATA_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "CLK_FREQ": [ { "value": "12000000", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35t" } ],
        "PACKAGE": [ { "value": "cpg236" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../SRAM_Breadbord_Test.gen/sources_1/bd/Main_Blocks/ip/Main_Blocks_sram_ctrl_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "sysclk": [ { "direction": "in" } ],
        "reset_n": [ { "direction": "in" } ],
        "done": [ { "direction": "out" } ],
        "i_TX_done": [ { "direction": "in" } ],
        "o_TX_DV": [ { "direction": "out" } ],
        "o_TX_data": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "A": [ { "direction": "out", "size_left": "21", "size_right": "0" } ],
        "DQ_i": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "DQ_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "DQ_t": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "CE_n": [ { "direction": "out" } ],
        "OE_n": [ { "direction": "out" } ],
        "WE_n": [ { "direction": "out" } ],
        "CE2": [ { "direction": "out" } ],
        "LB_n": [ { "direction": "out" } ],
        "UB_n": [ { "direction": "out" } ]
      },
      "interfaces": {
        "reset_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_n" } ]
          }
        }
      }
    }
  }
}