vendor_name = ModelSim
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/SequenceCounter.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/SequenceCounter.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ControlUnit.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Waveform.vwf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/TimeDecoder.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/TimeDecoder.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/IRDecoder.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/IRDecoder.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/aluregisterselection.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/aluregisterselection.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RdLoadDEC.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RdLoadDEC.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Block3.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/muxselectDEC.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/muxselectDEC.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RDSELECTDEC.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RDSELECTDEC.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Block4.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/PCINPSELECT.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/PCINPSELECT.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/PCRDINPUT.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/PCRDINPUT.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ADDSUB.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ADDSUB.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/SUB.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/SUB.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg0.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg0.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg1.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg1.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Block1.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg2.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg2.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg3.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Reg3.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ProgramCounter.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ProgramCounter.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/AddressReg.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/AddressReg.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/InstructionReg.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/InstructionReg.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/InputReg.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/InputReg.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/OutputReg.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/OutputReg.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ROMInstructionMemory.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ROMInstructionMemory.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RAMDataMemory.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RAMDataMemory.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/BUSMUX.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/BUSMUX.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/FA.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/FA.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Block2.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Shifterr.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Shifterr.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ResultMux.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/ResultMux.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/EnableMux.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/EnableMux.vhd
source_file = 1, ROM1.hex
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Waveform1.vwf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Waveform2.vwf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RDSELECT.qip
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/RDSELECT.vhd
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Romhexxx.hex
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/Ramhexxx.hex
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/ControlUnit.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/decode_lbf.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/mux_u7e.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/altsyncram_f9i1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/cntr_6cj.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/cntr_5cj.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/cntr_jdj.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/altsyncram_r2a1.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/decode_0af.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/decode_5af.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/cntr_bri.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/mux_j6e.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/lpm_clshift_ved.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/add_sub_c6i.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/mux_m6e.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/mux_f6e.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74147.bdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/mux_g6e.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/add_sub_fgh.tdf
source_file = 1, C:/Users/Onur/Desktop/arch/oldproject/CU/db/add_sub_ghh.tdf
design_name = ControlUnit
instance = comp, \inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst123|LPM_ADD_SUB_component|auto_generated|result[0]~0\, inst123|LPM_ADD_SUB_component|auto_generated|result[0]~0, ControlUnit, 1
instance = comp, \inst123|LPM_ADD_SUB_component|auto_generated|result[1]~2\, inst123|LPM_ADD_SUB_component|auto_generated|result[1]~2, ControlUnit, 1
instance = comp, \inst123|LPM_ADD_SUB_component|auto_generated|result[2]~4\, inst123|LPM_ADD_SUB_component|auto_generated|result[2]~4, ControlUnit, 1
instance = comp, \inst120|LPM_ADD_SUB_component|auto_generated|result[1]~2\, inst120|LPM_ADD_SUB_component|auto_generated|result[1]~2, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~4\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~4, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~1\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~1, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~2\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~2, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~2\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~2, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~1\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~1, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~0\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~0, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~1\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~1, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs33w[1]~0\, inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs33w[1]~0, ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[3]~0\, inst119|LPM_MUX_component|auto_generated|result_node[3]~0, ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[3]~1\, inst119|LPM_MUX_component|auto_generated|result_node[3]~1, ControlUnit, 1
instance = comp, \USERINP[2]~input\, USERINP[2]~input, ControlUnit, 1
instance = comp, \CLEAROUT~output\, CLEAROUT~output, ControlUnit, 1
instance = comp, \D13~output\, D13~output, ControlUnit, 1
instance = comp, \D1~output\, D1~output, ControlUnit, 1
instance = comp, \D2~output\, D2~output, ControlUnit, 1
instance = comp, \D3~output\, D3~output, ControlUnit, 1
instance = comp, \D4~output\, D4~output, ControlUnit, 1
instance = comp, \D5~output\, D5~output, ControlUnit, 1
instance = comp, \D6~output\, D6~output, ControlUnit, 1
instance = comp, \D8~output\, D8~output, ControlUnit, 1
instance = comp, \D10~output\, D10~output, ControlUnit, 1
instance = comp, \D12~output\, D12~output, ControlUnit, 1
instance = comp, \D0~output\, D0~output, ControlUnit, 1
instance = comp, \D11~output\, D11~output, ControlUnit, 1
instance = comp, \D15~output\, D15~output, ControlUnit, 1
instance = comp, \D14~output\, D14~output, ControlUnit, 1
instance = comp, \D9~output\, D9~output, ControlUnit, 1
instance = comp, \IRLOAD~output\, IRLOAD~output, ControlUnit, 1
instance = comp, \SelDm~output\, SelDm~output, ControlUnit, 1
instance = comp, \SelAlu~output\, SelAlu~output, ControlUnit, 1
instance = comp, \Selpc~output\, Selpc~output, ControlUnit, 1
instance = comp, \Selr2~output\, Selr2~output, ControlUnit, 1
instance = comp, \Selr1~output\, Selr1~output, ControlUnit, 1
instance = comp, \Selr0~output\, Selr0~output, ControlUnit, 1
instance = comp, \Selr3~output\, Selr3~output, ControlUnit, 1
instance = comp, \PCCONTENT[4]~output\, PCCONTENT[4]~output, ControlUnit, 1
instance = comp, \PCCONTENT[3]~output\, PCCONTENT[3]~output, ControlUnit, 1
instance = comp, \PCCONTENT[2]~output\, PCCONTENT[2]~output, ControlUnit, 1
instance = comp, \PCCONTENT[1]~output\, PCCONTENT[1]~output, ControlUnit, 1
instance = comp, \PCCONTENT[0]~output\, PCCONTENT[0]~output, ControlUnit, 1
instance = comp, \HaltOut~output\, HaltOut~output, ControlUnit, 1
instance = comp, \TIME1~output\, TIME1~output, ControlUnit, 1
instance = comp, \TIME0~output\, TIME0~output, ControlUnit, 1
instance = comp, \TIME2~output\, TIME2~output, ControlUnit, 1
instance = comp, \TIME3~output\, TIME3~output, ControlUnit, 1
instance = comp, \TIME4~output\, TIME4~output, ControlUnit, 1
instance = comp, \TIME5~output\, TIME5~output, ControlUnit, 1
instance = comp, \TIME6~output\, TIME6~output, ControlUnit, 1
instance = comp, \TIME7~output\, TIME7~output, ControlUnit, 1
instance = comp, \D7~output\, D7~output, ControlUnit, 1
instance = comp, \ROMREADEN~output\, ROMREADEN~output, ControlUnit, 1
instance = comp, \R0acik~output\, R0acik~output, ControlUnit, 1
instance = comp, \R1acik~output\, R1acik~output, ControlUnit, 1
instance = comp, \R2acik~output\, R2acik~output, ControlUnit, 1
instance = comp, \R3acik~output\, R3acik~output, ControlUnit, 1
instance = comp, \OutAcik~output\, OutAcik~output, ControlUnit, 1
instance = comp, \Inpacik~output\, Inpacik~output, ControlUnit, 1
instance = comp, \PCacik~output\, PCacik~output, ControlUnit, 1
instance = comp, \ARacik~output\, ARacik~output, ControlUnit, 1
instance = comp, \WRTacik~output\, WRTacik~output, ControlUnit, 1
instance = comp, \SelINP~output\, SelINP~output, ControlUnit, 1
instance = comp, \Sel_Ir~output\, Sel_Ir~output, ControlUnit, 1
instance = comp, \ALUOUPUT[3]~output\, ALUOUPUT[3]~output, ControlUnit, 1
instance = comp, \ALUOUPUT[2]~output\, ALUOUPUT[2]~output, ControlUnit, 1
instance = comp, \ALUOUPUT[1]~output\, ALUOUPUT[1]~output, ControlUnit, 1
instance = comp, \ALUOUPUT[0]~output\, ALUOUPUT[0]~output, ControlUnit, 1
instance = comp, \BUS_SEL[3]~output\, BUS_SEL[3]~output, ControlUnit, 1
instance = comp, \BUS_SEL[2]~output\, BUS_SEL[2]~output, ControlUnit, 1
instance = comp, \BUS_SEL[1]~output\, BUS_SEL[1]~output, ControlUnit, 1
instance = comp, \BUS_SEL[0]~output\, BUS_SEL[0]~output, ControlUnit, 1
instance = comp, \BUSCONTENT[3]~output\, BUSCONTENT[3]~output, ControlUnit, 1
instance = comp, \BUSCONTENT[2]~output\, BUSCONTENT[2]~output, ControlUnit, 1
instance = comp, \BUSCONTENT[1]~output\, BUSCONTENT[1]~output, ControlUnit, 1
instance = comp, \BUSCONTENT[0]~output\, BUSCONTENT[0]~output, ControlUnit, 1
instance = comp, \IRCONTENT[10]~output\, IRCONTENT[10]~output, ControlUnit, 1
instance = comp, \IRCONTENT[9]~output\, IRCONTENT[9]~output, ControlUnit, 1
instance = comp, \IRCONTENT[8]~output\, IRCONTENT[8]~output, ControlUnit, 1
instance = comp, \IRCONTENT[7]~output\, IRCONTENT[7]~output, ControlUnit, 1
instance = comp, \IRCONTENT[6]~output\, IRCONTENT[6]~output, ControlUnit, 1
instance = comp, \IRCONTENT[5]~output\, IRCONTENT[5]~output, ControlUnit, 1
instance = comp, \IRCONTENT[4]~output\, IRCONTENT[4]~output, ControlUnit, 1
instance = comp, \IRCONTENT[3]~output\, IRCONTENT[3]~output, ControlUnit, 1
instance = comp, \IRCONTENT[2]~output\, IRCONTENT[2]~output, ControlUnit, 1
instance = comp, \IRCONTENT[1]~output\, IRCONTENT[1]~output, ControlUnit, 1
instance = comp, \IRCONTENT[0]~output\, IRCONTENT[0]~output, ControlUnit, 1
instance = comp, \OutputData[3]~output\, OutputData[3]~output, ControlUnit, 1
instance = comp, \OutputData[2]~output\, OutputData[2]~output, ControlUnit, 1
instance = comp, \OutputData[1]~output\, OutputData[1]~output, ControlUnit, 1
instance = comp, \OutputData[0]~output\, OutputData[0]~output, ControlUnit, 1
instance = comp, \R0CONTENT[3]~output\, R0CONTENT[3]~output, ControlUnit, 1
instance = comp, \R0CONTENT[2]~output\, R0CONTENT[2]~output, ControlUnit, 1
instance = comp, \R0CONTENT[1]~output\, R0CONTENT[1]~output, ControlUnit, 1
instance = comp, \R0CONTENT[0]~output\, R0CONTENT[0]~output, ControlUnit, 1
instance = comp, \R1CONTENT[3]~output\, R1CONTENT[3]~output, ControlUnit, 1
instance = comp, \R1CONTENT[2]~output\, R1CONTENT[2]~output, ControlUnit, 1
instance = comp, \R1CONTENT[1]~output\, R1CONTENT[1]~output, ControlUnit, 1
instance = comp, \R1CONTENT[0]~output\, R1CONTENT[0]~output, ControlUnit, 1
instance = comp, \R2CONTENT[3]~output\, R2CONTENT[3]~output, ControlUnit, 1
instance = comp, \R2CONTENT[2]~output\, R2CONTENT[2]~output, ControlUnit, 1
instance = comp, \R2CONTENT[1]~output\, R2CONTENT[1]~output, ControlUnit, 1
instance = comp, \R2CONTENT[0]~output\, R2CONTENT[0]~output, ControlUnit, 1
instance = comp, \R3CONTENT[3]~output\, R3CONTENT[3]~output, ControlUnit, 1
instance = comp, \R3CONTENT[2]~output\, R3CONTENT[2]~output, ControlUnit, 1
instance = comp, \R3CONTENT[1]~output\, R3CONTENT[1]~output, ControlUnit, 1
instance = comp, \R3CONTENT[0]~output\, R3CONTENT[0]~output, ControlUnit, 1
instance = comp, \RAMDAT[3]~output\, RAMDAT[3]~output, ControlUnit, 1
instance = comp, \RAMDAT[2]~output\, RAMDAT[2]~output, ControlUnit, 1
instance = comp, \RAMDAT[1]~output\, RAMDAT[1]~output, ControlUnit, 1
instance = comp, \RAMDAT[0]~output\, RAMDAT[0]~output, ControlUnit, 1
instance = comp, \ROMDAT[10]~output\, ROMDAT[10]~output, ControlUnit, 1
instance = comp, \ROMDAT[9]~output\, ROMDAT[9]~output, ControlUnit, 1
instance = comp, \ROMDAT[8]~output\, ROMDAT[8]~output, ControlUnit, 1
instance = comp, \ROMDAT[7]~output\, ROMDAT[7]~output, ControlUnit, 1
instance = comp, \ROMDAT[6]~output\, ROMDAT[6]~output, ControlUnit, 1
instance = comp, \ROMDAT[5]~output\, ROMDAT[5]~output, ControlUnit, 1
instance = comp, \ROMDAT[4]~output\, ROMDAT[4]~output, ControlUnit, 1
instance = comp, \ROMDAT[3]~output\, ROMDAT[3]~output, ControlUnit, 1
instance = comp, \ROMDAT[2]~output\, ROMDAT[2]~output, ControlUnit, 1
instance = comp, \ROMDAT[1]~output\, ROMDAT[1]~output, ControlUnit, 1
instance = comp, \ROMDAT[0]~output\, ROMDAT[0]~output, ControlUnit, 1
instance = comp, \SCcounter[2]~output\, SCcounter[2]~output, ControlUnit, 1
instance = comp, \SCcounter[1]~output\, SCcounter[1]~output, ControlUnit, 1
instance = comp, \SCcounter[0]~output\, SCcounter[0]~output, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0\, inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0, ControlUnit, 1
instance = comp, \~GND\, ~GND, ControlUnit, 1
instance = comp, \Clock~input\, Clock~input, ControlUnit, 1
instance = comp, \Clock~inputclkctrl\, Clock~inputclkctrl, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita0\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita0, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita1\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita1, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita2\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita2, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita3\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita3, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode41w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode41w[3]~0, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita4\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_comb_bita4, ControlUnit, 1
instance = comp, \inst16|inst10|altsyncram_component|auto_generated|ram_block1a0\, inst16|inst10|altsyncram_component|auto_generated|ram_block1a0, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1\, inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode30w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode30w[3]~0, ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[10], ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[4]~2\, inst118|LPM_MUX_component|auto_generated|result_node[4]~2, ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], ControlUnit, 1
instance = comp, \inst120|LPM_ADD_SUB_component|auto_generated|result[0]~0\, inst120|LPM_ADD_SUB_component|auto_generated|result[0]~0, ControlUnit, 1
instance = comp, \inst120|LPM_ADD_SUB_component|auto_generated|result[2]~4\, inst120|LPM_ADD_SUB_component|auto_generated|result[2]~4, ControlUnit, 1
instance = comp, \inst120|LPM_ADD_SUB_component|auto_generated|result[3]~6\, inst120|LPM_ADD_SUB_component|auto_generated|result[3]~6, ControlUnit, 1
instance = comp, \inst120|LPM_ADD_SUB_component|auto_generated|result[4]~8\, inst120|LPM_ADD_SUB_component|auto_generated|result[4]~8, ControlUnit, 1
instance = comp, \inst123|LPM_ADD_SUB_component|auto_generated|result[3]~6\, inst123|LPM_ADD_SUB_component|auto_generated|result[3]~6, ControlUnit, 1
instance = comp, \inst123|LPM_ADD_SUB_component|auto_generated|result[4]~8\, inst123|LPM_ADD_SUB_component|auto_generated|result[4]~8, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[4]~1\, inst118|LPM_MUX_component|auto_generated|result_node[4]~1, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[4]~0\, inst118|LPM_MUX_component|auto_generated|result_node[4]~0, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[4]~3\, inst118|LPM_MUX_component|auto_generated|result_node[4]~3, ControlUnit, 1
instance = comp, \inst42~0\, inst42~0, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|_~0\, inst16|inst4|LPM_COUNTER_component|auto_generated|_~0, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode162w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode162w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode132w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode132w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode152w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode152w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode51w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode51w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode91w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode91w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode122w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode122w[3]~0, ControlUnit, 1
instance = comp, \inst22|68\, inst22|68, ControlUnit, 1
instance = comp, \USERINP[3]~input\, USERINP[3]~input, ControlUnit, 1
instance = comp, \inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode112w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode112w[3]~0, ControlUnit, 1
instance = comp, \inst26|inst63\, inst26|inst63, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode52w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode52w[3]~0, ControlUnit, 1
instance = comp, \inst26|inst3~0\, inst26|inst3~0, ControlUnit, 1
instance = comp, \inst26|inst7\, inst26|inst7, ControlUnit, 1
instance = comp, \inst26|inst5~0\, inst26|inst5~0, ControlUnit, 1
instance = comp, \inst26|inst9\, inst26|inst9, ControlUnit, 1
instance = comp, \inst26|inst4~0\, inst26|inst4~0, ControlUnit, 1
instance = comp, \inst26|inst8\, inst26|inst8, ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst26|inst6~0\, inst26|inst6~0, ControlUnit, 1
instance = comp, \inst26|inst10\, inst26|inst10, ControlUnit, 1
instance = comp, \inst22|7~0\, inst22|7~0, ControlUnit, 1
instance = comp, \inst22|7~1\, inst22|7~1, ControlUnit, 1
instance = comp, \inst22|7~2\, inst22|7~2, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~0\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~0, ControlUnit, 1
instance = comp, \inst22|8~0\, inst22|8~0, ControlUnit, 1
instance = comp, \inst22|9~0\, inst22|9~0, ControlUnit, 1
instance = comp, \inst22|8~1\, inst22|8~1, ControlUnit, 1
instance = comp, \inst22|8~2\, inst22|8~2, ControlUnit, 1
instance = comp, \inst61|inst10~0\, inst61|inst10~0, ControlUnit, 1
instance = comp, \inst133~1\, inst133~1, ControlUnit, 1
instance = comp, \inst61|inst20\, inst61|inst20, ControlUnit, 1
instance = comp, \inst61|inst23~0\, inst61|inst23~0, ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst61|inst24~0\, inst61|inst24~0, ControlUnit, 1
instance = comp, \inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs333w[1]~0\, inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs333w[1]~0, ControlUnit, 1
instance = comp, \inst61|inst25~0\, inst61|inst25~0, ControlUnit, 1
instance = comp, \inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[3]~0\, inst9|LPM_MUX_component|auto_generated|result_node[3]~0, ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[3]~1\, inst9|LPM_MUX_component|auto_generated|result_node[3]~1, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~1\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~1, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~0\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~0, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~2\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~2, ControlUnit, 1
instance = comp, \inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs233w[1]~0\, inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs233w[1]~0, ControlUnit, 1
instance = comp, \inst61|inst26~0\, inst61|inst26~0, ControlUnit, 1
instance = comp, \inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~1\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~1, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~2\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~2, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|_~0\, inst16|inst12|LPM_MUX_component|auto_generated|_~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode61w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode61w[3]~0, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~2\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~2, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode41w[3]~1\, inst7|LPM_DECODE_component|auto_generated|w_anode41w[3]~1, ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[2]~2\, inst8|LPM_MUX_component|auto_generated|result_node[2]~2, ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[2]~3\, inst8|LPM_MUX_component|auto_generated|result_node[2]~3, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~3\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~3, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode71w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode71w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode21w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode21w[3]~0, ControlUnit, 1
instance = comp, \USERINP[1]~input\, USERINP[1]~input, ControlUnit, 1
instance = comp, \inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~0\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~0, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs133w[1]~0\, inst16|inst12|LPM_MUX_component|auto_generated|w_mux_outputs133w[1]~0, ControlUnit, 1
instance = comp, \inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder, ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[1]~4\, inst9|LPM_MUX_component|auto_generated|result_node[1]~4, ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[1]~5\, inst9|LPM_MUX_component|auto_generated|result_node[1]~5, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~1\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~1, ControlUnit, 1
instance = comp, \USERINP[0]~input\, USERINP[0]~input, ControlUnit, 1
instance = comp, \inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~0\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~0, ControlUnit, 1
instance = comp, \inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~1\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~1, ControlUnit, 1
instance = comp, \inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[0]~6\, inst9|LPM_MUX_component|auto_generated|result_node[0]~6, ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[0]~7\, inst9|LPM_MUX_component|auto_generated|result_node[0]~7, ControlUnit, 1
instance = comp, \inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[0]~0\, inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[0]~0, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~1\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~1, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~0\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~0, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~3\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result0w~3, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~2\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~2, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~3\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~3, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~4\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~5\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result0w~5, ControlUnit, 1
instance = comp, \inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[0]~6\, inst8|LPM_MUX_component|auto_generated|result_node[0]~6, ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[0]~7\, inst8|LPM_MUX_component|auto_generated|result_node[0]~7, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~0\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~0, ControlUnit, 1
instance = comp, \inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[1]~2\, inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[1]~2, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~3\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~3, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~4\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result1w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~2\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~2, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~3\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~3, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~4\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~5\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result1w~5, ControlUnit, 1
instance = comp, \inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[1]~4\, inst8|LPM_MUX_component|auto_generated|result_node[1]~4, ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[1]~5\, inst8|LPM_MUX_component|auto_generated|result_node[1]~5, ControlUnit, 1
instance = comp, \inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[2]~4\, inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[2]~4, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~0\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~0, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~4\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result2w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~3\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~3, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~4\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~5\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result2w~5, ControlUnit, 1
instance = comp, \inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[2]~2\, inst9|LPM_MUX_component|auto_generated|result_node[2]~2, ControlUnit, 1
instance = comp, \inst9|LPM_MUX_component|auto_generated|result_node[2]~3\, inst9|LPM_MUX_component|auto_generated|result_node[2]~3, ControlUnit, 1
instance = comp, \inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[3]~6\, inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[3]~6, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~3\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~3, ControlUnit, 1
instance = comp, \inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~5\, inst1|inst5|LPM_MUX_component|auto_generated|muxlut_result3w~5, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~2\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~2, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode102w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode102w[3]~0, ControlUnit, 1
instance = comp, \inst32~0\, inst32~0, ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder, ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder, ControlUnit, 1
instance = comp, \inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]\, inst16|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], ControlUnit, 1
instance = comp, \inst16|inst11|altsyncram_component|auto_generated|ram_block1a0\, inst16|inst11|altsyncram_component|auto_generated|ram_block1a0, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~3\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~3, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~4\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~4, ControlUnit, 1
instance = comp, \inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~5\, inst16|inst12|LPM_MUX_component|auto_generated|muxlut_result3w~5, ControlUnit, 1
instance = comp, \inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[3]~0\, inst8|LPM_MUX_component|auto_generated|result_node[3]~0, ControlUnit, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[3]~1\, inst8|LPM_MUX_component|auto_generated|result_node[3]~1, ControlUnit, 1
instance = comp, \inst109~0\, inst109~0, ControlUnit, 1
instance = comp, \inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[4]~8\, inst1|inst3|LPM_ADD_SUB_component|auto_generated|result_int[4]~8, ControlUnit, 1
instance = comp, \inst109~1\, inst109~1, ControlUnit, 1
instance = comp, \inst65|7~0\, inst65|7~0, ControlUnit, 1
instance = comp, \inst65|7~1\, inst65|7~1, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[3]~4\, inst118|LPM_MUX_component|auto_generated|result_node[3]~4, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[3]~5\, inst118|LPM_MUX_component|auto_generated|result_node[3]~5, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[9], ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode142w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode142w[3]~0, ControlUnit, 1
instance = comp, \inst65|8~0\, inst65|8~0, ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder, ControlUnit, 1
instance = comp, \inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[2]~2\, inst119|LPM_MUX_component|auto_generated|result_node[2]~2, ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[2]~3\, inst119|LPM_MUX_component|auto_generated|result_node[2]~3, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[2]~6\, inst118|LPM_MUX_component|auto_generated|result_node[2]~6, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[2]~7\, inst118|LPM_MUX_component|auto_generated|result_node[2]~7, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[1]~4\, inst119|LPM_MUX_component|auto_generated|result_node[1]~4, ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[1]~5\, inst119|LPM_MUX_component|auto_generated|result_node[1]~5, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[1]~8\, inst118|LPM_MUX_component|auto_generated|result_node[1]~8, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[1]~9\, inst118|LPM_MUX_component|auto_generated|result_node[1]~9, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[0]~6\, inst119|LPM_MUX_component|auto_generated|result_node[0]~6, ControlUnit, 1
instance = comp, \inst119|LPM_MUX_component|auto_generated|result_node[0]~7\, inst119|LPM_MUX_component|auto_generated|result_node[0]~7, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[0]~10\, inst118|LPM_MUX_component|auto_generated|result_node[0]~10, ControlUnit, 1
instance = comp, \inst118|LPM_MUX_component|auto_generated|result_node[0]~11\, inst118|LPM_MUX_component|auto_generated|result_node[0]~11, ControlUnit, 1
instance = comp, \inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], ControlUnit, 1
instance = comp, \inst76~0\, inst76~0, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|_~0\, inst|LPM_COUNTER_component|auto_generated|_~0, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2\, inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2, ControlUnit, 1
instance = comp, \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode1w[3]\, inst2|LPM_DECODE_component|auto_generated|w_anode1w[3], ControlUnit, 1
instance = comp, \inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]\, inst16|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], ControlUnit, 1
instance = comp, \inst133~0\, inst133~0, ControlUnit, 1
instance = comp, \inst133~2\, inst133~2, ControlUnit, 1
instance = comp, \inst14~0\, inst14~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode31w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode31w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode41w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode41w[3]~0, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode74w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode74w[3]~0, ControlUnit, 1
instance = comp, \inst58~2\, inst58~2, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode19w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode19w[3]~0, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode63w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode63w[3]~0, ControlUnit, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode85w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode85w[3]~0, ControlUnit, 1
instance = comp, \inst7|LPM_DECODE_component|auto_generated|w_anode81w[3]~0\, inst7|LPM_DECODE_component|auto_generated|w_anode81w[3]~0, ControlUnit, 1
instance = comp, \inst26|inst61\, inst26|inst61, ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder, ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, ControlUnit, 1
instance = comp, \inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst16|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], ControlUnit, 1
instance = comp, \inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst16|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], ControlUnit, 1
