// Seed: 3390372422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = ~1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output supply0 id_2
);
  tri1 id_4 = 1'h0 == id_0;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
