{
  "design": {
    "design_info": {
      "boundary_crc": "0xA9648AC4B78A8DBD",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../S4e_Depart.gen/sources_1/bd/main_design",
      "name": "main_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "mdm_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "Calcul_Moyenne": {
        "DSP_1": {
          "Delai_1cycle_A": "",
          "Somme": "",
          "c_shift_ram_0": "",
          "substract": "",
          "Delai_3cycle": "",
          "xlslice_0": "",
          "Delai_2cycle": "",
          "c_addsub_0": "",
          "Delai_4CYCLES_1": "",
          "xlslice_1": "",
          "xlconstant_0": "",
          "xlconstant_1": "",
          "mux2_0": ""
        },
        "myip_S4e_4reg_0": "",
        "myip_S4e_4reg_1": "",
        "myip_S4e_4reg_2": "",
        "DSP_2": {
          "Delai_1cycle_A": "",
          "Somme": "",
          "c_shift_ram_0": "",
          "substract": "",
          "Delai_3cycle": "",
          "xlslice_0": "",
          "Delai_2cycle": "",
          "c_addsub_0": "",
          "Delai_4CYCLES_1": "",
          "xlslice_1": "",
          "xlconstant_0": "",
          "xlconstant_1": "",
          "mux2_0": ""
        },
        "DSP": {
          "Delai_1cycle_A": "",
          "Somme": "",
          "c_shift_ram_0": "",
          "substract": "",
          "Delai_3cycle": "",
          "xlslice_0": "",
          "Delai_2cycle": "",
          "c_addsub_0": "",
          "Delai_4CYCLES_1": "",
          "xlslice_1": "",
          "xlconstant_0": "",
          "xlconstant_1": "",
          "mux2_0": ""
        }
      },
      "axi_gpio_0": "",
      "processing_system7_0": "",
      "rst_clk_wiz_1_100M": "",
      "clk_wiz_1": "",
      "axi_uartlite_0": "",
      "axi_quad_spi_0": "",
      "rst_clk_wiz_1_100M_1": ""
    },
    "interface_ports": {
      "Pmod_NIC100": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "UART": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "GPIO_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "INT_NIC100": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "LEDS": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "main_design_microblaze_0_0",
        "xci_path": "ip\\main_design_microblaze_0_0\\main_design_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "0"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "4"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "2"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_STACK_PROTECTION": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "DLMB": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > main_design microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "main_design_mdm_0_0",
        "xci_path": "ip\\main_design_mdm_0_0\\main_design_mdm_0_0.xci",
        "inst_hier_path": "mdm_0"
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_design_dlmb_v10_0",
            "xci_path": "ip\\main_design_dlmb_v10_0\\main_design_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_design_ilmb_v10_0",
            "xci_path": "ip\\main_design_ilmb_v10_0\\main_design_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_design_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\main_design_dlmb_bram_if_cntlr_0\\main_design_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > main_design microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_design_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\main_design_ilmb_bram_if_cntlr_0\\main_design_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "main_design_lmb_bram_0",
            "xci_path": "ip\\main_design_lmb_bram_0\\main_design_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\main_design_microblaze_0_axi_periph_0\\main_design_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "main_design_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "main_design_xbar_0",
            "xci_path": "ip\\main_design_xbar_0\\main_design_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "main_design_auto_pc_0",
                "xci_path": "ip\\main_design_auto_pc_0\\main_design_auto_pc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "main_design_microblaze_0_axi_intc_0",
        "xci_path": "ip\\main_design_microblaze_0_axi_intc_0\\main_design_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "0"
          },
          "C_KIND_OF_INTR": {
            "value": "0xFFFFFFFD"
          },
          "C_KIND_OF_LVL": {
            "value": "0xFFFFFFFD"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_design_microblaze_0_xlconcat_0",
        "xci_path": "ip\\main_design_microblaze_0_xlconcat_0\\main_design_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat"
      },
      "Calcul_Moyenne": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s00_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "DSP_1": {
            "ports": {
              "Data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CE": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Somme": {
                "type": "data",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Moyenne": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Q": {
                "type": "data",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "Delai_1cycle_A": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_1cycle_A_1",
                "xci_path": "ip\\main_design_Delai_1cycle_A_1\\main_design_Delai_1cycle_A_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/Delai_1cycle_A",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "Somme": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_Somme_1",
                "xci_path": "ip\\main_design_Somme_1\\main_design_Somme_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/Somme",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Add"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_c_shift_ram_0_2",
                "xci_path": "ip\\main_design_c_shift_ram_0_2\\main_design_c_shift_ram_0_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000"
                  },
                  "CE": {
                    "value": "true"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "9"
                  },
                  "ReadMifFile": {
                    "value": "false"
                  },
                  "SCLR": {
                    "value": "false"
                  },
                  "ShiftRegType": {
                    "value": "Fixed_Length"
                  },
                  "Width": {
                    "value": "32"
                  }
                }
              },
              "substract": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_substract_0",
                "xci_path": "ip\\main_design_substract_0\\main_design_substract_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/substract",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Subtract"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Implementation": {
                    "value": "Fabric"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Latency_Configuration": {
                    "value": "Manual"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_3cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_3cycle_0",
                "xci_path": "ip\\main_design_Delai_3cycle_0\\main_design_Delai_3cycle_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/Delai_3cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_0_1",
                "xci_path": "ip\\main_design_xlslice_0_1\\main_design_xlslice_0_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "29"
                  }
                }
              },
              "Delai_2cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_2cycle_0",
                "xci_path": "ip\\main_design_Delai_2cycle_0\\main_design_Delai_2cycle_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/Delai_2cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "c_addsub_0": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_c_addsub_0_2",
                "xci_path": "ip\\main_design_c_addsub_0_2\\main_design_c_addsub_0_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/c_addsub_0",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "B_Constant": {
                    "value": "false"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_4CYCLES_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_4CYCLES_1_0",
                "xci_path": "ip\\main_design_Delai_4CYCLES_1_0\\main_design_Delai_4CYCLES_1_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/Delai_4CYCLES_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_0_3",
                "xci_path": "ip\\main_design_xlslice_0_3\\main_design_xlslice_0_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "31"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_0_0",
                "xci_path": "ip\\main_design_xlconstant_0_0\\main_design_xlconstant_0_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_0_1",
                "xci_path": "ip\\main_design_xlconstant_0_1\\main_design_xlconstant_0_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0xE0000000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "mux2_0": {
                "vlnv": "xilinx.com:module_ref:mux2:1.0",
                "xci_name": "main_design_mux2_0_0",
                "xci_path": "ip\\main_design_mux2_0_0\\main_design_mux2_0_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_1/mux2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux2",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "input1": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "input2": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "output0": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "nets": {
              "D_0_1": {
                "ports": [
                  "CE",
                  "Delai_1cycle_A/D",
                  "c_shift_ram_0/CE"
                ]
              },
              "Somme_S": {
                "ports": [
                  "Somme/S",
                  "substract/A"
                ]
              },
              "Net": {
                "ports": [
                  "Delai_1cycle_A/Q",
                  "Somme/CE",
                  "Delai_2cycle/D"
                ]
              },
              "Delai_2cycle_Q": {
                "ports": [
                  "Delai_2cycle/Q",
                  "substract/CE",
                  "Delai_3cycle/D"
                ]
              },
              "Net1": {
                "ports": [
                  "Data",
                  "Somme/B",
                  "c_shift_ram_0/D"
                ]
              },
              "substract_S": {
                "ports": [
                  "substract/S",
                  "Somme",
                  "Somme/A",
                  "xlslice_0/Din",
                  "xlslice_1/Din"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "substract/B"
                ]
              },
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_shift_ram_0/CLK",
                  "Delai_1cycle_A/CLK",
                  "Delai_2cycle/CLK",
                  "substract/CLK",
                  "Somme/CLK",
                  "Delai_3cycle/CLK",
                  "Delai_4CYCLES_1/CLK",
                  "c_addsub_0/CLK"
                ]
              },
              "Delai_4CYCLES_Q": {
                "ports": [
                  "Delai_3cycle/Q",
                  "Delai_4CYCLES_1/D",
                  "c_addsub_0/CE"
                ]
              },
              "Delai_4CYCLES_1_Q": {
                "ports": [
                  "Delai_4CYCLES_1/Q",
                  "Q"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "c_addsub_0/A"
                ]
              },
              "c_addsub_0_S": {
                "ports": [
                  "c_addsub_0/S",
                  "Moyenne"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "mux2_0/sel"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "mux2_0/input2"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "mux2_0/input1"
                ]
              },
              "mux2_0_output0": {
                "ports": [
                  "mux2_0/output0",
                  "c_addsub_0/B"
                ]
              }
            }
          },
          "myip_S4e_4reg_0": {
            "vlnv": "S4e:user:myip_S4e_4reg:1.0",
            "xci_name": "main_design_myip_S4e_4reg_0_0",
            "xci_path": "ip\\main_design_myip_S4e_4reg_0_0\\main_design_myip_S4e_4reg_0_0.xci",
            "inst_hier_path": "Calcul_Moyenne/myip_S4e_4reg_0"
          },
          "myip_S4e_4reg_1": {
            "vlnv": "S4e:user:myip_S4e_4reg:1.0",
            "xci_name": "main_design_myip_S4e_4reg_0_2",
            "xci_path": "ip\\main_design_myip_S4e_4reg_0_2\\main_design_myip_S4e_4reg_0_2.xci",
            "inst_hier_path": "Calcul_Moyenne/myip_S4e_4reg_1"
          },
          "myip_S4e_4reg_2": {
            "vlnv": "S4e:user:myip_S4e_4reg:1.0",
            "xci_name": "main_design_myip_S4e_4reg_1_1",
            "xci_path": "ip\\main_design_myip_S4e_4reg_1_1\\main_design_myip_S4e_4reg_1_1.xci",
            "inst_hier_path": "Calcul_Moyenne/myip_S4e_4reg_2"
          },
          "DSP_2": {
            "ports": {
              "Data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CE": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Somme": {
                "type": "data",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Moyenne": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Q": {
                "type": "data",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "Delai_1cycle_A": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_1cycle_A_3",
                "xci_path": "ip\\main_design_Delai_1cycle_A_3\\main_design_Delai_1cycle_A_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/Delai_1cycle_A",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "Somme": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_Somme_3",
                "xci_path": "ip\\main_design_Somme_3\\main_design_Somme_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/Somme",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Add"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_c_shift_ram_0_4",
                "xci_path": "ip\\main_design_c_shift_ram_0_4\\main_design_c_shift_ram_0_4.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000"
                  },
                  "CE": {
                    "value": "true"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "9"
                  },
                  "ReadMifFile": {
                    "value": "false"
                  },
                  "SCLR": {
                    "value": "false"
                  },
                  "ShiftRegType": {
                    "value": "Fixed_Length"
                  },
                  "Width": {
                    "value": "32"
                  }
                }
              },
              "substract": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_substract_2",
                "xci_path": "ip\\main_design_substract_2\\main_design_substract_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/substract",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Subtract"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Implementation": {
                    "value": "Fabric"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Latency_Configuration": {
                    "value": "Manual"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_3cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_3cycle_2",
                "xci_path": "ip\\main_design_Delai_3cycle_2\\main_design_Delai_3cycle_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/Delai_3cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_0_4",
                "xci_path": "ip\\main_design_xlslice_0_4\\main_design_xlslice_0_4.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "29"
                  }
                }
              },
              "Delai_2cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_2cycle_2",
                "xci_path": "ip\\main_design_Delai_2cycle_2\\main_design_Delai_2cycle_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/Delai_2cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "c_addsub_0": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_c_addsub_0_4",
                "xci_path": "ip\\main_design_c_addsub_0_4\\main_design_c_addsub_0_4.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/c_addsub_0",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "B_Constant": {
                    "value": "false"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_4CYCLES_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_4CYCLES_1_2",
                "xci_path": "ip\\main_design_Delai_4CYCLES_1_2\\main_design_Delai_4CYCLES_1_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/Delai_4CYCLES_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_1_0",
                "xci_path": "ip\\main_design_xlslice_1_0\\main_design_xlslice_1_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "31"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_0_2",
                "xci_path": "ip\\main_design_xlconstant_0_2\\main_design_xlconstant_0_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_1_0",
                "xci_path": "ip\\main_design_xlconstant_1_0\\main_design_xlconstant_1_0.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0xE0000000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "mux2_0": {
                "vlnv": "xilinx.com:module_ref:mux2:1.0",
                "xci_name": "main_design_mux2_0_1",
                "xci_path": "ip\\main_design_mux2_0_1\\main_design_mux2_0_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP_2/mux2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux2",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "input1": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "input2": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "output0": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "nets": {
              "D_0_1": {
                "ports": [
                  "CE",
                  "Delai_1cycle_A/D",
                  "c_shift_ram_0/CE"
                ]
              },
              "Somme_S": {
                "ports": [
                  "Somme/S",
                  "substract/A"
                ]
              },
              "Net": {
                "ports": [
                  "Delai_1cycle_A/Q",
                  "Somme/CE",
                  "Delai_2cycle/D"
                ]
              },
              "Delai_2cycle_Q": {
                "ports": [
                  "Delai_2cycle/Q",
                  "substract/CE",
                  "Delai_3cycle/D"
                ]
              },
              "Net1": {
                "ports": [
                  "Data",
                  "Somme/B",
                  "c_shift_ram_0/D"
                ]
              },
              "substract_S": {
                "ports": [
                  "substract/S",
                  "Somme",
                  "Somme/A",
                  "xlslice_0/Din",
                  "xlslice_1/Din"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "substract/B"
                ]
              },
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_shift_ram_0/CLK",
                  "Delai_1cycle_A/CLK",
                  "Delai_2cycle/CLK",
                  "substract/CLK",
                  "Somme/CLK",
                  "Delai_3cycle/CLK",
                  "Delai_4CYCLES_1/CLK",
                  "c_addsub_0/CLK"
                ]
              },
              "Delai_4CYCLES_Q": {
                "ports": [
                  "Delai_3cycle/Q",
                  "Delai_4CYCLES_1/D",
                  "c_addsub_0/CE"
                ]
              },
              "Delai_4CYCLES_1_Q": {
                "ports": [
                  "Delai_4CYCLES_1/Q",
                  "Q"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "c_addsub_0/A"
                ]
              },
              "c_addsub_0_S": {
                "ports": [
                  "c_addsub_0/S",
                  "Moyenne"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "mux2_0/sel"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "mux2_0/input2"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "mux2_0/input1"
                ]
              },
              "mux2_0_output0": {
                "ports": [
                  "mux2_0/output0",
                  "c_addsub_0/B"
                ]
              }
            }
          },
          "DSP": {
            "ports": {
              "Data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CE": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Somme": {
                "type": "data",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Moyenne": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Q": {
                "type": "data",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "Delai_1cycle_A": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_1cycle_A_4",
                "xci_path": "ip\\main_design_Delai_1cycle_A_4\\main_design_Delai_1cycle_A_4.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/Delai_1cycle_A",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "Somme": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_Somme_4",
                "xci_path": "ip\\main_design_Somme_4\\main_design_Somme_4.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/Somme",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Add"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_c_shift_ram_0_5",
                "xci_path": "ip\\main_design_c_shift_ram_0_5\\main_design_c_shift_ram_0_5.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000"
                  },
                  "CE": {
                    "value": "true"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "9"
                  },
                  "ReadMifFile": {
                    "value": "false"
                  },
                  "SCLR": {
                    "value": "false"
                  },
                  "ShiftRegType": {
                    "value": "Fixed_Length"
                  },
                  "Width": {
                    "value": "32"
                  }
                }
              },
              "substract": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_substract_3",
                "xci_path": "ip\\main_design_substract_3\\main_design_substract_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/substract",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "Add_Mode": {
                    "value": "Subtract"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Implementation": {
                    "value": "Fabric"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Latency_Configuration": {
                    "value": "Manual"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_3cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_3cycle_3",
                "xci_path": "ip\\main_design_Delai_3cycle_3\\main_design_Delai_3cycle_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/Delai_3cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_0_5",
                "xci_path": "ip\\main_design_xlslice_0_5\\main_design_xlslice_0_5.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "29"
                  }
                }
              },
              "Delai_2cycle": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_2cycle_3",
                "xci_path": "ip\\main_design_Delai_2cycle_3\\main_design_Delai_2cycle_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/Delai_2cycle",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "c_addsub_0": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "main_design_c_addsub_0_5",
                "xci_path": "ip\\main_design_c_addsub_0_5\\main_design_c_addsub_0_5.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/c_addsub_0",
                "parameters": {
                  "A_Type": {
                    "value": "Signed"
                  },
                  "A_Width": {
                    "value": "32"
                  },
                  "B_Constant": {
                    "value": "false"
                  },
                  "B_Type": {
                    "value": "Signed"
                  },
                  "B_Value": {
                    "value": "00000000000000000000000000000000"
                  },
                  "B_Width": {
                    "value": "32"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "32"
                  }
                }
              },
              "Delai_4CYCLES_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "main_design_Delai_4CYCLES_1_3",
                "xci_path": "ip\\main_design_Delai_4CYCLES_1_3\\main_design_Delai_4CYCLES_1_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/Delai_4CYCLES_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "main_design_xlslice_1_1",
                "xci_path": "ip\\main_design_xlslice_1_1\\main_design_xlslice_1_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "31"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_0_3",
                "xci_path": "ip\\main_design_xlconstant_0_3\\main_design_xlconstant_0_3.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "main_design_xlconstant_1_1",
                "xci_path": "ip\\main_design_xlconstant_1_1\\main_design_xlconstant_1_1.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0xE0000000"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "mux2_0": {
                "vlnv": "xilinx.com:module_ref:mux2:1.0",
                "xci_name": "main_design_mux2_0_2",
                "xci_path": "ip\\main_design_mux2_0_2\\main_design_mux2_0_2.xci",
                "inst_hier_path": "Calcul_Moyenne/DSP/mux2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux2",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "input1": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "input2": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "output0": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "nets": {
              "D_0_1": {
                "ports": [
                  "CE",
                  "Delai_1cycle_A/D",
                  "c_shift_ram_0/CE"
                ]
              },
              "Somme_S": {
                "ports": [
                  "Somme/S",
                  "substract/A"
                ]
              },
              "Net": {
                "ports": [
                  "Delai_1cycle_A/Q",
                  "Somme/CE",
                  "Delai_2cycle/D"
                ]
              },
              "Delai_2cycle_Q": {
                "ports": [
                  "Delai_2cycle/Q",
                  "substract/CE",
                  "Delai_3cycle/D"
                ]
              },
              "Net1": {
                "ports": [
                  "Data",
                  "Somme/B",
                  "c_shift_ram_0/D"
                ]
              },
              "substract_S": {
                "ports": [
                  "substract/S",
                  "Somme",
                  "Somme/A",
                  "xlslice_0/Din",
                  "xlslice_1/Din"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "substract/B"
                ]
              },
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_shift_ram_0/CLK",
                  "Delai_1cycle_A/CLK",
                  "Delai_2cycle/CLK",
                  "substract/CLK",
                  "Somme/CLK",
                  "Delai_3cycle/CLK",
                  "Delai_4CYCLES_1/CLK",
                  "c_addsub_0/CLK"
                ]
              },
              "Delai_4CYCLES_Q": {
                "ports": [
                  "Delai_3cycle/Q",
                  "Delai_4CYCLES_1/D",
                  "c_addsub_0/CE"
                ]
              },
              "Delai_4CYCLES_1_Q": {
                "ports": [
                  "Delai_4CYCLES_1/Q",
                  "Q"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "c_addsub_0/A"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "mux2_0/sel"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "mux2_0/input2"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "mux2_0/input1"
                ]
              },
              "mux2_0_output0": {
                "ports": [
                  "mux2_0/output0",
                  "c_addsub_0/B"
                ]
              },
              "c_addsub_0_S": {
                "ports": [
                  "c_addsub_0/S",
                  "Moyenne"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "myip_S4e_4reg_2/S00_AXI"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "myip_S4e_4reg_1/S00_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "myip_S4e_4reg_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "DSP_1/CLK",
              "myip_S4e_4reg_0/s00_axi_aclk",
              "myip_S4e_4reg_1/s00_axi_aclk",
              "myip_S4e_4reg_2/s00_axi_aclk",
              "DSP_2/CLK",
              "DSP/CLK"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "myip_S4e_4reg_0/s00_axi_aresetn"
            ]
          },
          "myip_S4e_4reg_1_o_data_available": {
            "ports": [
              "myip_S4e_4reg_1/o_data_available",
              "DSP_1/CE"
            ]
          },
          "myip_S4e_4reg_1_o_data": {
            "ports": [
              "myip_S4e_4reg_1/o_data",
              "DSP_1/Data"
            ]
          },
          "DSP_1_Somme": {
            "ports": [
              "DSP_1/Somme",
              "myip_S4e_4reg_1/i_somme_data"
            ]
          },
          "DSP_1_Moyenne": {
            "ports": [
              "DSP_1/Moyenne",
              "myip_S4e_4reg_1/i_moyenne_data"
            ]
          },
          "s00_axi_aresetn1_1": {
            "ports": [
              "s00_axi_aresetn1",
              "myip_S4e_4reg_1/s00_axi_aresetn",
              "myip_S4e_4reg_2/s00_axi_aresetn"
            ]
          },
          "DSP_2_Q": {
            "ports": [
              "DSP_2/Q",
              "Q"
            ]
          },
          "myip_S4e_4reg_2_o_data_available": {
            "ports": [
              "myip_S4e_4reg_2/o_data_available",
              "DSP_2/CE"
            ]
          },
          "myip_S4e_4reg_0_o_data_available": {
            "ports": [
              "myip_S4e_4reg_0/o_data_available",
              "DSP/CE"
            ]
          },
          "myip_S4e_4reg_0_o_data": {
            "ports": [
              "myip_S4e_4reg_0/o_data",
              "DSP/Data"
            ]
          },
          "myip_S4e_4reg_2_o_data": {
            "ports": [
              "myip_S4e_4reg_2/o_data",
              "DSP_2/Data"
            ]
          },
          "DSP_Somme": {
            "ports": [
              "DSP/Somme",
              "myip_S4e_4reg_0/i_somme_data"
            ]
          },
          "DSP_Moyenne": {
            "ports": [
              "DSP/Moyenne",
              "myip_S4e_4reg_0/i_moyenne_data"
            ]
          },
          "DSP_2_Somme": {
            "ports": [
              "DSP_2/Somme",
              "myip_S4e_4reg_2/i_somme_data"
            ]
          },
          "DSP_2_Moyenne": {
            "ports": [
              "DSP_2/Moyenne",
              "myip_S4e_4reg_2/i_moyenne_data"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "main_design_axi_gpio_0_0",
        "xci_path": "ip\\main_design_axi_gpio_0_0\\main_design_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_GPIO2_WIDTH": {
            "value": "4"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "main_design_processing_system7_0_0",
        "xci_path": "ip\\main_design_processing_system7_0_0\\main_design_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.221"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.222"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.217"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.244"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.050"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.044"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.035"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.100"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.221"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.222"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.217"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.244"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "22.8"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "27.9"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "22.9"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "29.4"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.050"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.044"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.035"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.100"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "22.8"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "27.9"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "22.9"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "29.4"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_design_rst_clk_wiz_1_100M_0",
        "xci_path": "ip\\main_design_rst_clk_wiz_1_100M_0\\main_design_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "main_design_clk_wiz_1_0",
        "xci_path": "ip\\main_design_clk_wiz_1_0\\main_design_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_JITTER": {
            "value": "172.798"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "20"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "50"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "main_design_axi_uartlite_0_0",
        "xci_path": "ip\\main_design_axi_uartlite_0_0\\main_design_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "main_design_axi_quad_spi_0_0",
        "xci_path": "ip\\main_design_axi_quad_spi_0_0\\main_design_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "0"
          },
          "C_SCK_RATIO": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "1"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "0"
          }
        }
      },
      "rst_clk_wiz_1_100M_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_design_rst_clk_wiz_1_100M_1_0",
        "xci_path": "ip\\main_design_rst_clk_wiz_1_100M_1_0\\main_design_rst_clk_wiz_1_100M_1_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M_1"
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "GPIO_0",
          "axi_gpio_0/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_quad_spi_0/AXI_FULL"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "Pmod_NIC100",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_0/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "Calcul_Moyenne/S00_AXI2"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "Calcul_Moyenne/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "Calcul_Moyenne/S00_AXI1"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "Calcul_Moyenne/s00_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_quad_spi_0/s_axi4_aclk",
          "microblaze_0_axi_periph/M05_ACLK",
          "rst_clk_wiz_1_100M_1/slowest_sync_clk",
          "microblaze_0_axi_periph/M06_ACLK"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked",
          "rst_clk_wiz_1_100M_1/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "Calcul_Moyenne/s00_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_quad_spi_0/s_axi4_aresetn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_quad_spi_0/ext_spi_clk"
        ]
      },
      "In1_0_1": {
        "ports": [
          "INT_NIC100",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_gpio_0_gpio2_io_o": {
        "ports": [
          "axi_gpio_0/gpio2_io_o",
          "LEDS"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_clk_wiz_1_100M/interconnect_aresetn",
          "microblaze_0_axi_periph/ARESETN"
        ]
      },
      "Calcul_Moyenne_Q": {
        "ports": [
          "Calcul_Moyenne/Q",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "rst_clk_wiz_1_100M_1_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M_1/peripheral_aresetn",
          "Calcul_Moyenne/s00_axi_aresetn1",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_clk_wiz_1_100M_1/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_axi_quad_spi_0_MEM0": {
                "address_block": "/axi_quad_spi_0/aximm/MEM0",
                "offset": "0x44A00000",
                "range": "4K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "4K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              },
              "SEG_myip_S4e_4reg_0_S00_AXI_reg": {
                "address_block": "/Calcul_Moyenne/myip_S4e_4reg_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A10000",
                "range": "4K"
              },
              "SEG_myip_S4e_4reg_1_S00_AXI_reg": {
                "address_block": "/Calcul_Moyenne/myip_S4e_4reg_1/S00_AXI/S00_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_myip_S4e_4reg_2_S00_AXI_reg": {
                "address_block": "/Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI/S00_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}