Analysis & Synthesis report for PDP8L
Sun May 26 22:30:24 2013
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |PDP8L|CpuX8:CPU1|st
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1
 16. Source assignments for DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1
 17. Parameter Settings for User Entity Instance: MegaRam:Mem1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 19. Parameter Settings for User Entity Instance: DF32:Mem2|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 21. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 22. altsyncram Parameter Settings by Entity Instance
 23. In-System Memory Content Editor Settings
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 26 22:30:24 2013    ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name                      ; PDP8L                                    ;
; Top-level Entity Name              ; PDP8L                                    ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 1,057                                    ;
;     Total combinational functions  ; 978                                      ;
;     Dedicated logic registers      ; 420                                      ;
; Total registers                    ; 420                                      ;
; Total pins                         ; 8                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 442,368                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; PDP8L              ; PDP8L              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; Top.vhd                          ; yes             ; User VHDL File                         ; c:/PDP8L/Top.vhd                                                     ;
; MegaRam.vhd                      ; yes             ; User Wizard-Generated File             ; c:/PDP8L/MegaRam.vhd                                                 ;
; Divider.vhd                      ; yes             ; User VHDL File                         ; c:/PDP8L/Divider.vhd                                                 ;
; DF32.vhd                         ; yes             ; User Wizard-Generated File             ; c:/PDP8L/DF32.vhd                                                    ;
; Cpu.vhd                          ; yes             ; User VHDL File                         ; c:/PDP8L/Cpu.vhd                                                     ;
; uart.vhd                         ; yes             ; User VHDL File                         ; c:/PDP8L/uart.vhd                                                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_spk1.tdf           ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/altsyncram_spk1.tdf                                      ;
; db/altsyncram_q3b2.tdf           ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/altsyncram_q3b2.tdf                                      ;
; mif/osboot.mif                   ; yes             ; Auto-Found Memory Initialization File  ; c:/PDP8L/mif/osboot.mif                                              ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;
; db/altsyncram_6gk1.tdf           ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/altsyncram_6gk1.tdf                                      ;
; db/altsyncram_7sa2.tdf           ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/altsyncram_7sa2.tdf                                      ;
; mif/df32.mif                     ; yes             ; Auto-Found Memory Initialization File  ; c:/PDP8L/mif/df32.mif                                                ;
; db/decode_dra.tdf                ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/decode_dra.tdf                                           ;
; db/decode_67a.tdf                ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/decode_67a.tdf                                           ;
; db/mux_8nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; c:/PDP8L/db/mux_8nb.tdf                                              ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,057     ;
;                                             ;           ;
; Total combinational functions               ; 978       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 475       ;
;     -- 3 input functions                    ; 223       ;
;     -- <=2 input functions                  ; 280       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 795       ;
;     -- arithmetic mode                      ; 183       ;
;                                             ;           ;
; Total registers                             ; 420       ;
;     -- Dedicated logic registers            ; 420       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
; Total memory bits                           ; 442368    ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 274       ;
; Total fan-out                               ; 6594      ;
; Average fan-out                             ; 4.45      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PDP8L                                                              ; 978 (1)           ; 420 (0)      ; 442368      ; 0            ; 0       ; 0         ; 8    ; 0            ; |PDP8L                                                                                                                                                          ;              ;
;    |CpuX8:CPU1|                                                     ; 513 (513)         ; 155 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|CpuX8:CPU1                                                                                                                                               ;              ;
;    |DF32:Mem2|                                                      ; 132 (0)           ; 50 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2                                                                                                                                                ;              ;
;       |altsyncram:altsyncram_component|                             ; 132 (0)           ; 50 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component                                                                                                                ;              ;
;          |altsyncram_6gk1:auto_generated|                           ; 132 (0)           ; 50 (0)       ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated                                                                                 ;              ;
;             |altsyncram_7sa2:altsyncram1|                           ; 64 (0)            ; 4 (4)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1                                                     ;              ;
;                |decode_67a:rden_decode_a|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|decode_67a:rden_decode_a                            ;              ;
;                |decode_dra:decode4|                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|decode_dra:decode4                                  ;              ;
;                |decode_dra:decode5|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|decode_dra:decode5                                  ;              ;
;                |mux_8nb:mux6|                                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|mux_8nb:mux6                                        ;              ;
;                |mux_8nb:mux7|                                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|mux_8nb:mux7                                        ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 68 (46)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr    ;              ;
;    |MegaRam:Mem1|                                                   ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1                                                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|                             ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component                                                                                                             ;              ;
;          |altsyncram_spk1:auto_generated|                           ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated                                                                              ;              ;
;             |altsyncram_q3b2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1                                                  ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 68 (44)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |divider:DIVIDER1|                                               ; 89 (89)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|divider:DIVIDER1                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                               ; 119 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|sld_hub:auto_hub                                                                                                                                         ;              ;
;       |sld_rom_sr:hub_info_reg|                                     ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                 ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                               ;              ;
;    |uart:UART1|                                                     ; 56 (56)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PDP8L|uart:UART1                                                                                                                                               ;              ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; 32768        ; 12           ; 32768        ; 12           ; 393216 ; ./Mif/DF32.mif   ;
; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ./Mif/OsBoot.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PDP8L|MegaRam:Mem1 ; c:/PDP8L/MegaRam.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |PDP8L|CpuX8:CPU1|st                                                          ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; st.D5 ; st.D4 ; st.D3 ; st.D2 ; st.D1 ; st.D0 ; st.S4 ; st.S3 ; st.S2 ; st.S1 ; st.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; st.S0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; st.S1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; st.S2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; st.S3 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; st.S4 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; st.D0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.D1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.D2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.D3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.D4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.D5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; divider:DIVIDER1|hbt[1..3]            ; Stuck at VCC due to stuck port data_in ;
; CpuX8:CPU1|Tty[7]                     ; Stuck at GND due to stuck port data_in ;
; uart:UART1|tx_reg[7]                  ; Stuck at GND due to stuck port data_in ;
; CpuX8:CPU1|run                        ; Stuck at VCC due to stuck port data_in ;
; divider:DIVIDER1|rxdiv[0]             ; Merged with divider:DIVIDER1|txdiv[0]  ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                            ;
+-------------------+---------------------------+----------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------+---------------------------+----------------------------------------+
; CpuX8:CPU1|Tty[7] ; Stuck at GND              ; uart:UART1|tx_reg[7]                   ;
;                   ; due to stuck port data_in ;                                        ;
+-------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 420   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 219   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 260   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:UART1|tx_out                      ; 2       ;
; uart:UART1|tx_is_empty                 ; 10      ;
; CpuX8:CPU1|pc[7]                       ; 5       ;
; CpuX8:CPU1|Tnxt                        ; 2       ;
; uart:UART1|rx_is_empty                 ; 3       ;
; uart:UART1|rx_d2                       ; 13      ;
; uart:UART1|rx_d1                       ; 1       ;
; sld_hub:auto_hub|tdo                   ; 2       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                      ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; |PDP8L|CpuX8:CPU1|Tty[2]                                                                                                                                                        ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |PDP8L|uart:UART1|rx_sample_cnt[0]                                                                                                                                              ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |PDP8L|CpuX8:CPU1|DskAdd[6]                                                                                                                                                     ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |PDP8L|uart:UART1|rx_cnt[2]                                                                                                                                                     ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |PDP8L|CpuX8:CPU1|ea[2]                                                                                                                                                         ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |PDP8L|CpuX8:CPU1|ea[11]                                                                                                                                                        ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; |PDP8L|MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; |PDP8L|DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ;                            ;
; 12:1               ; 12 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; |PDP8L|CpuX8:CPU1|MBout[11]                                                                                                                                                     ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |PDP8L|CpuX8:CPU1|acc[8]                                                                                                                                                        ;                            ;
; 17:1               ; 7 bits    ; 77 LEs        ; 42 LEs               ; 35 LEs                 ; |PDP8L|CpuX8:CPU1|acc[1]                                                                                                                                                        ;                            ;
; 19:1               ; 10 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; |PDP8L|CpuX8:CPU1|pc[5]                                                                                                                                                         ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |PDP8L|CpuX8:CPU1|st                                                                                                                                                            ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |PDP8L|CpuX8:CPU1|MA[3]                                                                                                                                                         ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MegaRam:Mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ./Mif/OsBoot.mif     ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_spk1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752    ; Signed Integer                                                                                            ;
; SLD_AUTO_INSTANCE_INDEX ; yes          ; String                                                                                                    ;
; SLD_IP_VERSION          ; 1            ; Signed Integer                                                                                            ;
; SLD_IP_MINOR_VERSION    ; 3            ; Signed Integer                                                                                            ;
; SLD_COMMON_IP_VERSION   ; 0            ; Signed Integer                                                                                            ;
; width_word              ; 12           ; Untyped                                                                                                   ;
; numwords                ; 4096         ; Untyped                                                                                                   ;
; widthad                 ; 12           ; Untyped                                                                                                   ;
; shift_count_bits        ; 4            ; Untyped                                                                                                   ;
; cvalue                  ; 000000000000 ; Untyped                                                                                                   ;
; is_data_in_ram          ; 1            ; Untyped                                                                                                   ;
; is_readable             ; 1            ; Untyped                                                                                                   ;
; node_name               ; 1280467309   ; Untyped                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DF32:Mem2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 12                   ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./Mif/DF32.mif       ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_6gk1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752    ; Signed Integer                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes          ; String                                                                                                 ;
; SLD_IP_VERSION          ; 1            ; Signed Integer                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3            ; Signed Integer                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0            ; Signed Integer                                                                                         ;
; width_word              ; 12           ; Untyped                                                                                                ;
; numwords                ; 32768        ; Untyped                                                                                                ;
; widthad                 ; 15           ; Untyped                                                                                                ;
; shift_count_bits        ; 4            ; Untyped                                                                                                ;
; cvalue                  ; 000000000000 ; Untyped                                                                                                ;
; is_data_in_ram          ; 1            ; Untyped                                                                                                ;
; is_readable             ; 1            ; Untyped                                                                                                ;
; node_name               ; 1148020077   ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; MegaRam:Mem1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 12                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; DF32:Mem2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 12                                           ;
;     -- NUMWORDS_A                         ; 32768                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; LRam        ; 12    ; 4096  ; Read/Write ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated ;
; 1              ; Dmem        ; 12    ; 32768 ; Read/Write ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun May 26 22:30:08 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PDP8L -c PDP8L
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file top.vhd
    Info: Found design unit 1: PDP8L-only
    Info: Found entity 1: PDP8L
Info: Found 2 design units, including 1 entities, in source file new-test.vhd
    Info: Found design unit 1: SystemTest-Test
    Info: Found entity 1: SystemTest
Info: Found 2 design units, including 1 entities, in source file mem.vhd
    Info: Found design unit 1: ram0-syn
    Info: Found entity 1: ram0
Info: Found 2 design units, including 1 entities, in source file megaram.vhd
    Info: Found design unit 1: megaram-SYN
    Info: Found entity 1: MegaRam
Info: Found 4 design units, including 1 entities, in source file io_utils.vhd
    Info: Found design unit 1: io_utils
    Info: Found design unit 2: io_utils-body
    Info: Found design unit 3: test-hex_test
    Info: Found entity 1: test
Info: Found 2 design units, including 1 entities, in source file divider.vhd
    Info: Found design unit 1: divider-rtl
    Info: Found entity 1: divider
Info: Found 2 design units, including 1 entities, in source file df32.vhd
    Info: Found design unit 1: df32-SYN
    Info: Found entity 1: DF32
Info: Found 2 design units, including 1 entities, in source file cpu.vhd
    Info: Found design unit 1: CpuX8-Behavioral
    Info: Found entity 1: CpuX8
Info: Found 2 design units, including 1 entities, in source file uart.vhd
    Info: Found design unit 1: uart-rtl
    Info: Found entity 1: uart
Info: Elaborating entity "PDP8L" for the top level hierarchy
Info: Elaborating entity "MegaRam" for hierarchy "MegaRam:Mem1"
Info: Elaborating entity "altsyncram" for hierarchy "MegaRam:Mem1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MegaRam:Mem1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MegaRam:Mem1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./Mif/OsBoot.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=LRam"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_spk1.tdf
    Info: Found entity 1: altsyncram_spk1
Info: Elaborating entity "altsyncram_spk1" for hierarchy "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q3b2.tdf
    Info: Found entity 1: altsyncram_q3b2
Info: Elaborating entity "altsyncram_q3b2" for hierarchy "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1280467309"
    Info: Parameter "NUMWORDS" = "4096"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "12"
    Info: Parameter "WIDTHAD" = "12"
Info: Elaborating entity "sld_rom_sr" for hierarchy "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "DF32" for hierarchy "DF32:Mem2"
Info: Elaborating entity "altsyncram" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DF32:Mem2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DF32:Mem2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./Mif/DF32.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Dmem"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6gk1.tdf
    Info: Found entity 1: altsyncram_6gk1
Info: Elaborating entity "altsyncram_6gk1" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7sa2.tdf
    Info: Found entity 1: altsyncram_7sa2
Info: Elaborating entity "altsyncram_7sa2" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info: Found entity 1: decode_dra
Info: Elaborating entity "decode_dra" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|decode_dra:decode4"
Info: Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info: Found entity 1: decode_67a
Info: Elaborating entity "decode_67a" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|decode_67a:rden_decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf
    Info: Found entity 1: mux_8nb
Info: Elaborating entity "mux_8nb" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|mux_8nb:mux6"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1148020077"
    Info: Parameter "NUMWORDS" = "32768"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "12"
    Info: Parameter "WIDTHAD" = "15"
Info: Elaborating entity "CpuX8" for hierarchy "CpuX8:CPU1"
Info: Elaborating entity "uart" for hierarchy "uart:UART1"
Info: Elaborating entity "divider" for hierarchy "divider:DIVIDER1"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Led[1]" is stuck at VCC
    Warning (13410): Pin "Led[2]" is stuck at VCC
    Warning (13410): Pin "Led[3]" is stuck at VCC
Info: Timing-Driven Synthesis is running on partition "Top"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1148 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 6 output pins
    Info: Implemented 1075 logic cells
    Info: Implemented 60 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Sun May 26 22:30:24 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:10


