[{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8342881"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"693deae3b1ee83cb7c1412a4266cc7e411e242a7"},{"commit":{"message":"Fix for Feilong's review"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"2d74b2803987e6d1b9c8c821e3570dc8a4acdb92"},{"commit":{"message":"Add MacroAssembler::ror function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"82024b31121252cc993664feaf694e88ee5185f3"},{"commit":{"message":"Merge branch 'master' into JDK-8342881"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3bcd76e463b4ae24bf7d632723275c24616b58d5"},{"commit":{"message":"Update code comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"666199936221e6917124b77f6c195d72b4b83be9"},{"commit":{"message":"Update for RealFYang's comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f9ca53a34b9ead8b44eeacce609217e405699781"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8342881"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"1ee5b6d92774d1c3661591ac605693c18a3d6a63"},{"commit":{"message":"8342881: RISC-V: secondary_super_cache does not scale well: C1 and interpreter"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"deaed30cf7f3569c6cf7a5f029abc652dffee330"}]