//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9 (64-bit)
//Created Time: Mon Nov 27 08:28:20 2023

`timescale 100 ps/100 ps
module RiscV_AE350_SOC_Top(
	DDR_HRDATA,
	DDR_HREADY,
	DDR_HRESP,
	TCK_IN,
	TMS_IN,
	TRST_IN,
	TDI_IN,
	UART2_RXD,
	UART2_CTSN,
	UART2_DCDN,
	UART2_DSRN,
	UART2_RIN,
	CORE_CLK,
	DDR_CLK,
	AHB_CLK,
	APB_CLK,
	RTC_CLK,
	POR_RSTN,
	HW_RSTN,
	DDR_HADDR,
	DDR_HBURST,
	DDR_HPROT,
	DDR_HSIZE,
	DDR_HTRANS,
	DDR_HWDATA,
	DDR_HWRITE,
	DDR_HCLK,
	DDR_HRSTN,
	TDO_OUT,
	TDO_OE,
	UART2_TXD,
	UART2_RTSN,
	UART2_DTRN,
	UART2_OUT1N,
	UART2_OUT2N,
	FLASH_SPI_CSN,
	FLASH_SPI_MISO,
	FLASH_SPI_MOSI,
	FLASH_SPI_CLK,
	FLASH_SPI_HOLDN,
	FLASH_SPI_WPN,
	GPIO
);
input [63:0] DDR_HRDATA;
input DDR_HREADY;
input DDR_HRESP;
input TCK_IN;
input TMS_IN;
input TRST_IN;
input TDI_IN;
input UART2_RXD;
input UART2_CTSN;
input UART2_DCDN;
input UART2_DSRN;
input UART2_RIN;
input CORE_CLK;
input DDR_CLK;
input AHB_CLK;
input APB_CLK;
input RTC_CLK;
input POR_RSTN;
input HW_RSTN;
output [31:0] DDR_HADDR;
output [2:0] DDR_HBURST;
output [3:0] DDR_HPROT;
output [2:0] DDR_HSIZE;
output [1:0] DDR_HTRANS;
output [63:0] DDR_HWDATA;
output DDR_HWRITE;
output DDR_HCLK;
output DDR_HRSTN;
output TDO_OUT;
output TDO_OE;
output UART2_TXD;
output UART2_RTSN;
output UART2_DTRN;
output UART2_OUT1N;
output UART2_OUT2N;
inout FLASH_SPI_CSN;
inout FLASH_SPI_MISO;
inout FLASH_SPI_MOSI;
inout FLASH_SPI_CLK;
inout FLASH_SPI_HOLDN;
inout FLASH_SPI_WPN;
inout [31:0] GPIO;
wire AHB_CLK;
wire APB_CLK;
wire CORE_CLK;
wire DDR_CLK;
wire [31:0] DDR_HADDR;
wire [2:0] DDR_HBURST;
wire DDR_HCLK;
wire [3:0] DDR_HPROT;
wire [63:0] DDR_HRDATA;
wire DDR_HREADY;
wire DDR_HRESP;
wire DDR_HRSTN;
wire [2:0] DDR_HSIZE;
wire [1:0] DDR_HTRANS;
wire [63:0] DDR_HWDATA;
wire DDR_HWRITE;
wire FLASH_SPI_CLK;
wire FLASH_SPI_CLK_in;
wire FLASH_SPI_CSN;
wire FLASH_SPI_CSN_in;
wire FLASH_SPI_HOLDN;
wire FLASH_SPI_HOLDN_in;
wire FLASH_SPI_MISO;
wire FLASH_SPI_MISO_in;
wire FLASH_SPI_MOSI;
wire FLASH_SPI_MOSI_in;
wire FLASH_SPI_WPN;
wire FLASH_SPI_WPN_in;
wire GND;
wire [31:0] GPIO;
wire [31:0] GPIO_in;
wire HW_RSTN;
wire IO_13;
wire IO_14;
wire IO_14_101;
wire IO_14_103;
wire IO_14_105;
wire IO_14_107;
wire IO_14_109;
wire IO_14_111;
wire IO_14_113;
wire IO_14_115;
wire IO_14_117;
wire IO_14_119;
wire IO_14_121;
wire IO_14_123;
wire IO_14_125;
wire IO_14_127;
wire IO_14_67;
wire IO_14_69;
wire IO_14_71;
wire IO_14_73;
wire IO_14_75;
wire IO_14_77;
wire IO_14_79;
wire IO_14_81;
wire IO_14_83;
wire IO_14_85;
wire IO_14_87;
wire IO_14_89;
wire IO_14_91;
wire IO_14_93;
wire IO_14_95;
wire IO_14_97;
wire IO_14_99;
wire IO_15;
wire IO_15_100;
wire IO_15_102;
wire IO_15_104;
wire IO_15_106;
wire IO_15_108;
wire IO_15_110;
wire IO_15_112;
wire IO_15_114;
wire IO_15_116;
wire IO_15_118;
wire IO_15_120;
wire IO_15_122;
wire IO_15_124;
wire IO_15_126;
wire IO_15_128;
wire IO_15_68;
wire IO_15_70;
wire IO_15_72;
wire IO_15_74;
wire IO_15_76;
wire IO_15_78;
wire IO_15_80;
wire IO_15_82;
wire IO_15_84;
wire IO_15_86;
wire IO_15_88;
wire IO_15_90;
wire IO_15_92;
wire IO_15_94;
wire IO_15_96;
wire IO_15_98;
wire POR_RSTN;
wire RTC_CLK;
wire TCK_IN;
wire TDI_IN;
wire TDO_OE;
wire TDO_OUT;
wire TMS_IN;
wire TRST_IN;
wire UART2_CTSN;
wire UART2_DCDN;
wire UART2_DSRN;
wire UART2_DTRN;
wire UART2_OUT1N;
wire UART2_OUT2N;
wire UART2_RIN;
wire UART2_RTSN;
wire UART2_RXD;
wire UART2_TXD;
wire VCC;
wire n250_3;
wire spi1_csn_out;
wire [1:1] spi_oe_r;
wire [0:0] spi_out_r;
wire \u_RiscV_AE350_SOC/PRESETN ;
wire \u_RiscV_AE350_SOC/HRESETN ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CORE0_WFI_MODE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_RTC_WAKEUP ;
wire \u_RiscV_AE350_SOC/ROM_HWRITE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PENABLE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PSEL ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PWRITE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTS_HSEL ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTS_HWRITE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTM_HREADYOUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTM_HRESP ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_HOLDN_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_HOLDN_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_WPN_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_WPN_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CLK_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CLK_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CSN_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CSN_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MISO_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MISO_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MOSI_OUT ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MOSI_OE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_I2C_SCL ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_I2C_SDA ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_TXD ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_RTSN ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_DTRN ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_OUT1N ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_OUT2N ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH0_PWM ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH0_PWMOE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH1_PWM ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH1_PWMOE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH2_PWM ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH2_PWMOE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH3_PWM ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_CH3_PWMOE ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_INTEG_TDO ;
wire \u_RiscV_AE350_SOC/u_AE350_SOC_218_PRDYN_CHAIN_O ;
wire \u_RiscV_AE350_SOC/ROM_HREADY ;
wire \u_RiscV_AE350_SOC/mem_DOL_0_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_7_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_14_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_21_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_28_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_35_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_42_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_49_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_56_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_63_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_70_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_77_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_84_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_91_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_98_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_105_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_112_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_119_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_126_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_133_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_140_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_147_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_154_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_161_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_168_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_175_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_182_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_189_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_196_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_203_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_210_G[0]_6 ;
wire \u_RiscV_AE350_SOC/mem_DOL_217_G[0]_6 ;
wire [31:2] \u_RiscV_AE350_SOC/ROM_HADDR ;
wire [1:1] \u_RiscV_AE350_SOC/ROM_HTRANS ;
wire [31:0] \u_RiscV_AE350_SOC/GPIO_OE ;
wire [31:0] \u_RiscV_AE350_SOC/GPIO_OUT ;
wire [1:1] \u_RiscV_AE350_SOC/ahb_cs_r ;
wire [7:0] \u_RiscV_AE350_SOC/DMA_ACK ;
wire [1:0] \u_RiscV_AE350_SOC/ROM_HADDR_0 ;
wire [0:0] \u_RiscV_AE350_SOC/ROM_HTRANS_0 ;
wire [31:0] \u_RiscV_AE350_SOC/APB_PADDR ;
wire [31:0] \u_RiscV_AE350_SOC/APB_PWDATA ;
wire [2:0] \u_RiscV_AE350_SOC/APB_PPROT ;
wire [3:0] \u_RiscV_AE350_SOC/APB_PSTRB ;
wire [31:0] \u_RiscV_AE350_SOC/EXTS_HADDR ;
wire [2:0] \u_RiscV_AE350_SOC/EXTS_HBURST ;
wire [3:0] \u_RiscV_AE350_SOC/EXTS_HPROT ;
wire [2:0] \u_RiscV_AE350_SOC/EXTS_HSIZE ;
wire [1:0] \u_RiscV_AE350_SOC/EXTS_HTRANS ;
wire [31:0] \u_RiscV_AE350_SOC/EXTS_HWDATA ;
wire [63:0] \u_RiscV_AE350_SOC/EXTM_HRDATA ;
wire [19:0] \u_RiscV_AE350_SOC/SCAN_OUT ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sysclk_Z ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_rxf_clr_Z ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_empty ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sclk_Z ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_addr_latched_sclk_Z_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r_1_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_0_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ;
wire [0:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 ;
wire [31:2] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr ;
wire [1:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r ;
wire [2:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r ;
wire [3:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r ;
wire [1:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r ;
wire [31:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r ;
wire [0:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns ;
wire [0:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/sngl_txdata ;
wire [2:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 ;
wire [1:1] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r ;
wire [0:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r ;
wire [0:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n504_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n505_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_23 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_0_26 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_0_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_1_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_49 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_40 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_40 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/n107_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_50 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_51 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_41 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_42 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_43 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_43 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_3 ;
wire [6:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr ;
wire [7:1] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n437_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n436_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n435_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n434_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n433_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n432_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n431_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n430_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n429_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n428_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n427_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n426_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n425_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n424_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n423_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n422_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n410_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n409_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n408_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n406_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n405_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n404_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n403_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n140_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n139_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n138_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n137_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n136_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n135_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n134_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n133_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n132_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n131_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n130_6_0 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n129_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n128_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n127_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n126_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n125_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n108_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n407_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n466_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_325 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_324 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_323 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_322 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_329 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_328 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_327 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_326 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_333 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_332 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_331 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_330 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_337 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_336 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_335 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_334 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_341 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_340 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_339 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_338 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_345 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_344 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_343 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_342 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_349 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_348 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_347 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_346 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_353 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_352 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_351 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_350 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_357 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_356 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_355 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_354 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_361 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_360 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_359 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_358 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_365 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_364 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_363 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_362 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_369 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_368 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_367 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_366 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_373 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_372 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_371 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_370 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_377 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_376 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_375 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_374 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_381 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_380 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_379 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_378 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_385 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_384 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_383 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_382 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_389 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_388 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_387 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_386 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_393 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_392 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_391 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_390 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_397 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_396 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_395 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_394 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_401 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_400 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_399 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_398 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_405 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_404 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_403 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_402 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_409 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_408 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_407 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_406 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_413 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_412 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_411 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_410 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_417 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_416 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_415 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_414 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_421 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_420 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_419 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_418 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_425 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_424 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_423 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_422 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_429 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_428 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_427 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_426 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_433 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_432 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_431 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_430 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_437 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_436 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_435 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_434 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_441 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_440 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_439 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_438 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_445 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_444 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_443 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_442 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_449 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_448 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_447 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_446 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_453 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_452 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_451 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_450 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_457 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_456 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_455 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_454 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_461 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_460 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_459 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_458 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_465 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_464 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_463 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_462 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_469 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_468 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_467 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_466 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_473 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_472 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_471 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_470 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_477 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_476 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_475 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_474 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_481 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_480 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_479 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_478 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_485 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_484 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_483 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_482 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_489 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_488 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_487 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_486 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_493 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_492 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_491 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_490 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_497 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_496 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_495 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_494 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_501 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_500 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_499 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_498 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_505 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_504 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_503 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_502 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_509 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_508 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_507 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_506 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_513 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_512 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_511 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_510 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_517 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_516 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_515 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_514 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_521 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_520 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_519 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_518 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_525 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_524 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_523 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_522 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_529 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_528 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_527 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_526 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_533 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_532 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_531 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_530 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_537 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_536 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_535 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_534 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_541 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_540 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_539 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_538 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_545 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_544 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_543 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_542 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_549 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_548 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_547 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_546 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_553 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_552 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_551 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_550 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_557 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_556 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_555 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_554 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_561 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_560 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_559 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_558 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_565 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_564 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_563 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_562 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_569 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_568 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_567 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_566 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_573 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_572 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_571 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_570 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_577 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_576 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_575 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_574 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_24 ;
wire [6:6] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index ;
wire [6:6] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index ;
wire [6:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr ;
wire [7:7] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 ;
wire [7:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/a_signal_sync1 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/a_signal_sync1 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/n8_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/n8_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_103 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_104 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_105 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_106 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_107 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_108 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_109 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_110 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_111 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_112 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_113 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_114 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_115 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_116 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1189_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1190_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1191_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1192_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1193_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1194_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1180_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1181_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1182_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1183_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1184_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1185_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1186_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1187_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1175_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1176_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1177_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1178_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1179_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n933_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n722_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n721_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n602_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n638_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_144 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_148 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_150 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_151 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1381_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1382_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1383_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1384_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1377_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1378_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1379_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1380_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1373_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1374_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1375_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1376_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1369_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1370_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1371_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1372_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1365_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1366_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1367_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1368_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1361_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1362_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1363_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1364_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1385_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1386_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1387_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1388_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_21 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_26 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n603_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n604_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n723_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1588_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_30 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_21 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_0_COUT ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_0_COUT ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_118 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_120 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_122 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_124 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_126 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_128 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_130 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_132 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_134 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_136 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_138 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_142 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_4 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_11 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_12 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_13 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_15 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_21 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_23 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_25 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_26 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_27 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_28 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_29 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_30 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_31 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_32 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_33 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_34 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_35 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_36 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_37 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_38 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_39 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_40 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_41 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_42 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_43 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_44 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_45 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_46 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_47 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_48 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_49 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_50 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_51 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_52 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_53 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_54 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_55 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_56 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_57 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_58 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_59 ;
wire [3:1] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 ;
wire [1:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r ;
wire [8:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r ;
wire [4:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r ;
wire [4:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r ;
wire [31:1] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n283_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n198_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n269_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_7 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_19 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_20 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_18 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_10 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_16 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n199_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n200_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_27 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_7_17 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n131_8 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_22 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_24 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_14 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_29 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_sclk_r ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_3 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n260_1_SUM ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n261_2 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_9 ;
wire \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/latch_out ;
wire [2:1] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 ;
wire [3:0] \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF FLASH_SPI_CSN_iobuf (
	.I(spi1_csn_out),
	.OEN(GND),
	.IO(FLASH_SPI_CSN),
	.O(FLASH_SPI_CSN_in)
);
IOBUF FLASH_SPI_MISO_iobuf (
	.I(spi_oe_r[1]),
	.OEN(IO_13),
	.IO(FLASH_SPI_MISO),
	.O(FLASH_SPI_MISO_in)
);
IOBUF FLASH_SPI_MOSI_iobuf (
	.I(spi_out_r[0]),
	.OEN(GND),
	.IO(FLASH_SPI_MOSI),
	.O(FLASH_SPI_MOSI_in)
);
IOBUF FLASH_SPI_CLK_iobuf (
	.I(n250_3),
	.OEN(GND),
	.IO(FLASH_SPI_CLK),
	.O(FLASH_SPI_CLK_in)
);
IOBUF FLASH_SPI_HOLDN_iobuf (
	.I(VCC),
	.OEN(GND),
	.IO(FLASH_SPI_HOLDN),
	.O(FLASH_SPI_HOLDN_in)
);
IOBUF FLASH_SPI_WPN_iobuf (
	.I(VCC),
	.OEN(GND),
	.IO(FLASH_SPI_WPN),
	.O(FLASH_SPI_WPN_in)
);
IOBUF GPIO_0_iobuf (
	.I(IO_14),
	.OEN(IO_15),
	.IO(GPIO[0]),
	.O(GPIO_in[0])
);
IOBUF GPIO_1_iobuf (
	.I(IO_14_67),
	.OEN(IO_15_68),
	.IO(GPIO[1]),
	.O(GPIO_in[1])
);
IOBUF GPIO_2_iobuf (
	.I(IO_14_69),
	.OEN(IO_15_70),
	.IO(GPIO[2]),
	.O(GPIO_in[2])
);
IOBUF GPIO_3_iobuf (
	.I(IO_14_71),
	.OEN(IO_15_72),
	.IO(GPIO[3]),
	.O(GPIO_in[3])
);
IOBUF GPIO_4_iobuf (
	.I(IO_14_73),
	.OEN(IO_15_74),
	.IO(GPIO[4]),
	.O(GPIO_in[4])
);
IOBUF GPIO_5_iobuf (
	.I(IO_14_75),
	.OEN(IO_15_76),
	.IO(GPIO[5]),
	.O(GPIO_in[5])
);
IOBUF GPIO_6_iobuf (
	.I(IO_14_77),
	.OEN(IO_15_78),
	.IO(GPIO[6]),
	.O(GPIO_in[6])
);
IOBUF GPIO_7_iobuf (
	.I(IO_14_79),
	.OEN(IO_15_80),
	.IO(GPIO[7]),
	.O(GPIO_in[7])
);
IOBUF GPIO_8_iobuf (
	.I(IO_14_81),
	.OEN(IO_15_82),
	.IO(GPIO[8]),
	.O(GPIO_in[8])
);
IOBUF GPIO_9_iobuf (
	.I(IO_14_83),
	.OEN(IO_15_84),
	.IO(GPIO[9]),
	.O(GPIO_in[9])
);
IOBUF GPIO_10_iobuf (
	.I(IO_14_85),
	.OEN(IO_15_86),
	.IO(GPIO[10]),
	.O(GPIO_in[10])
);
IOBUF GPIO_11_iobuf (
	.I(IO_14_87),
	.OEN(IO_15_88),
	.IO(GPIO[11]),
	.O(GPIO_in[11])
);
IOBUF GPIO_12_iobuf (
	.I(IO_14_89),
	.OEN(IO_15_90),
	.IO(GPIO[12]),
	.O(GPIO_in[12])
);
IOBUF GPIO_13_iobuf (
	.I(IO_14_91),
	.OEN(IO_15_92),
	.IO(GPIO[13]),
	.O(GPIO_in[13])
);
IOBUF GPIO_14_iobuf (
	.I(IO_14_93),
	.OEN(IO_15_94),
	.IO(GPIO[14]),
	.O(GPIO_in[14])
);
IOBUF GPIO_15_iobuf (
	.I(IO_14_95),
	.OEN(IO_15_96),
	.IO(GPIO[15]),
	.O(GPIO_in[15])
);
IOBUF GPIO_16_iobuf (
	.I(IO_14_97),
	.OEN(IO_15_98),
	.IO(GPIO[16]),
	.O(GPIO_in[16])
);
IOBUF GPIO_17_iobuf (
	.I(IO_14_99),
	.OEN(IO_15_100),
	.IO(GPIO[17]),
	.O(GPIO_in[17])
);
IOBUF GPIO_18_iobuf (
	.I(IO_14_101),
	.OEN(IO_15_102),
	.IO(GPIO[18]),
	.O(GPIO_in[18])
);
IOBUF GPIO_19_iobuf (
	.I(IO_14_103),
	.OEN(IO_15_104),
	.IO(GPIO[19]),
	.O(GPIO_in[19])
);
IOBUF GPIO_20_iobuf (
	.I(IO_14_105),
	.OEN(IO_15_106),
	.IO(GPIO[20]),
	.O(GPIO_in[20])
);
IOBUF GPIO_21_iobuf (
	.I(IO_14_107),
	.OEN(IO_15_108),
	.IO(GPIO[21]),
	.O(GPIO_in[21])
);
IOBUF GPIO_22_iobuf (
	.I(IO_14_109),
	.OEN(IO_15_110),
	.IO(GPIO[22]),
	.O(GPIO_in[22])
);
IOBUF GPIO_23_iobuf (
	.I(IO_14_111),
	.OEN(IO_15_112),
	.IO(GPIO[23]),
	.O(GPIO_in[23])
);
IOBUF GPIO_24_iobuf (
	.I(IO_14_113),
	.OEN(IO_15_114),
	.IO(GPIO[24]),
	.O(GPIO_in[24])
);
IOBUF GPIO_25_iobuf (
	.I(IO_14_115),
	.OEN(IO_15_116),
	.IO(GPIO[25]),
	.O(GPIO_in[25])
);
IOBUF GPIO_26_iobuf (
	.I(IO_14_117),
	.OEN(IO_15_118),
	.IO(GPIO[26]),
	.O(GPIO_in[26])
);
IOBUF GPIO_27_iobuf (
	.I(IO_14_119),
	.OEN(IO_15_120),
	.IO(GPIO[27]),
	.O(GPIO_in[27])
);
IOBUF GPIO_28_iobuf (
	.I(IO_14_121),
	.OEN(IO_15_122),
	.IO(GPIO[28]),
	.O(GPIO_in[28])
);
IOBUF GPIO_29_iobuf (
	.I(IO_14_123),
	.OEN(IO_15_124),
	.IO(GPIO[29]),
	.O(GPIO_in[29])
);
IOBUF GPIO_30_iobuf (
	.I(IO_14_125),
	.OEN(IO_15_126),
	.IO(GPIO[30]),
	.O(GPIO_in[30])
);
IOBUF GPIO_31_iobuf (
	.I(IO_14_127),
	.OEN(IO_15_128),
	.IO(GPIO[31]),
	.O(GPIO_in[31])
);
OBUF gowin_buf_0 (
	.I(DDR_CLK),
	.O(DDR_HCLK)
);
AE350_SOC \u_RiscV_AE350_SOC/u_AE350_SOC  (
	.POR_N(POR_RSTN),
	.HW_RSTN(HW_RSTN),
	.CORE_CLK(CORE_CLK),
	.DDR_CLK(DDR_CLK),
	.AHB_CLK(AHB_CLK),
	.APB_CLK(APB_CLK),
	.DBG_TCK(TCK_IN),
	.RTC_CLK(RTC_CLK),
	.CORE_CE(VCC),
	.AXI_CE(VCC),
	.DDR_CE(VCC),
	.AHB_CE(VCC),
	.APB2AHB_CE(VCC),
	.SCAN_TEST(GND),
	.SCAN_EN(GND),
	.WAKEUP_IN(GND),
	.TEST_CLK(GND),
	.TEST_MODE(GND),
	.TEST_RSTN(VCC),
	.ROM_HREADY(\u_RiscV_AE350_SOC/ROM_HREADY ),
	.ROM_HRESP(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.APB_PREADY(GND),
	.APB_PSLVERR(GND),
	.EXTS_HREADYIN(GND),
	.EXTS_HRESP(GND),
	.EXTM_HREADY(GND),
	.EXTM_HSEL(GND),
	.EXTM_HWRITE(GND),
	.DDR_HREADY(DDR_HREADY),
	.DDR_HRESP(DDR_HRESP),
	.TMS_IN(TMS_IN),
	.TRST_IN(TRST_IN),
	.TDI_IN(TDI_IN),
	.SPI2_HOLDN_IN(GND),
	.SPI2_WPN_IN(GND),
	.SPI2_CLK_IN(GND),
	.SPI2_CSN_IN(GND),
	.SPI2_MISO_IN(GND),
	.SPI2_MOSI_IN(GND),
	.I2C_SCL_IN(GND),
	.I2C_SDA_IN(GND),
	.UART1_RXD(GND),
	.UART1_CTSN(GND),
	.UART1_DSRN(GND),
	.UART1_DCDN(GND),
	.UART1_RIN(GND),
	.UART2_RXD(UART2_RXD),
	.UART2_CTSN(UART2_CTSN),
	.UART2_DCDN(UART2_DCDN),
	.UART2_DSRN(UART2_DSRN),
	.UART2_RIN(UART2_RIN),
	.INTEG_TCK(GND),
	.INTEG_TDI(GND),
	.INTEG_TMS(GND),
	.INTEG_TRST(GND),
	.PGEN_CHAIN_I(VCC),
	.EMAS(GND),
	.RET1N(VCC),
	.RET2N(VCC),
	.APB_CE({VCC, GND, VCC, VCC, GND, VCC, GND, VCC}),
	.GP_INT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DMA_REQ({GND, GND, GND, GND, GND, GND, GND, GND}),
	.ROM_HRDATA({\u_RiscV_AE350_SOC/mem_DOL_217_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_210_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_203_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_196_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_189_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_182_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_175_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_168_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_161_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_154_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_147_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_140_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_133_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_126_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_119_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_112_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_105_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_98_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_91_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_84_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_77_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_70_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_63_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_56_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_49_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_42_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_35_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_28_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_21_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_14_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_7_G[0]_6 , \u_RiscV_AE350_SOC/mem_DOL_0_G[0]_6 }),
	.APB_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.EXTS_HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.EXTM_HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.EXTM_HBURST({GND, GND, GND}),
	.EXTM_HPROT({GND, GND, GND, GND}),
	.EXTM_HSIZE({GND, GND, GND}),
	.EXTM_HTRANS({GND, GND}),
	.EXTM_HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DDR_HRDATA({DDR_HRDATA[63:0]}),
	.GPIO_IN({GPIO_in[31:0]}),
	.SCAN_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.EMA({GND, VCC, VCC}),
	.EMAW({GND, VCC}),
	.PRESETN(\u_RiscV_AE350_SOC/PRESETN ),
	.HRESETN(\u_RiscV_AE350_SOC/HRESETN ),
	.DDR_RSTN(DDR_HRSTN),
	.CORE0_WFI_MODE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CORE0_WFI_MODE ),
	.RTC_WAKEUP(\u_RiscV_AE350_SOC/u_AE350_SOC_218_RTC_WAKEUP ),
	.ROM_HWRITE(\u_RiscV_AE350_SOC/ROM_HWRITE ),
	.APB_PENABLE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PENABLE ),
	.APB_PSEL(\u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PSEL ),
	.APB_PWRITE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_APB_PWRITE ),
	.EXTS_HSEL(\u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTS_HSEL ),
	.EXTS_HWRITE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTS_HWRITE ),
	.EXTM_HREADYOUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTM_HREADYOUT ),
	.EXTM_HRESP(\u_RiscV_AE350_SOC/u_AE350_SOC_218_EXTM_HRESP ),
	.DDR_HWRITE(DDR_HWRITE),
	.TDO_OUT(TDO_OUT),
	.TDO_OE(TDO_OE),
	.SPI2_HOLDN_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_HOLDN_OUT ),
	.SPI2_HOLDN_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_HOLDN_OE ),
	.SPI2_WPN_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_WPN_OUT ),
	.SPI2_WPN_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_WPN_OE ),
	.SPI2_CLK_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CLK_OUT ),
	.SPI2_CLK_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CLK_OE ),
	.SPI2_CSN_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CSN_OUT ),
	.SPI2_CSN_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_CSN_OE ),
	.SPI2_MISO_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MISO_OUT ),
	.SPI2_MISO_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MISO_OE ),
	.SPI2_MOSI_OUT(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MOSI_OUT ),
	.SPI2_MOSI_OE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_SPI2_MOSI_OE ),
	.I2C_SCL(\u_RiscV_AE350_SOC/u_AE350_SOC_218_I2C_SCL ),
	.I2C_SDA(\u_RiscV_AE350_SOC/u_AE350_SOC_218_I2C_SDA ),
	.UART1_TXD(\u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_TXD ),
	.UART1_RTSN(\u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_RTSN ),
	.UART1_DTRN(\u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_DTRN ),
	.UART1_OUT1N(\u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_OUT1N ),
	.UART1_OUT2N(\u_RiscV_AE350_SOC/u_AE350_SOC_218_UART1_OUT2N ),
	.UART2_TXD(UART2_TXD),
	.UART2_RTSN(UART2_RTSN),
	.UART2_DTRN(UART2_DTRN),
	.UART2_OUT1N(UART2_OUT1N),
	.UART2_OUT2N(UART2_OUT2N),
	.CH0_PWM(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH0_PWM ),
	.CH0_PWMOE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH0_PWMOE ),
	.CH1_PWM(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH1_PWM ),
	.CH1_PWMOE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH1_PWMOE ),
	.CH2_PWM(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH2_PWM ),
	.CH2_PWMOE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH2_PWMOE ),
	.CH3_PWM(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH3_PWM ),
	.CH3_PWMOE(\u_RiscV_AE350_SOC/u_AE350_SOC_218_CH3_PWMOE ),
	.INTEG_TDO(\u_RiscV_AE350_SOC/u_AE350_SOC_218_INTEG_TDO ),
	.PRDYN_CHAIN_O(\u_RiscV_AE350_SOC/u_AE350_SOC_218_PRDYN_CHAIN_O ),
	.DMA_ACK({\u_RiscV_AE350_SOC/DMA_ACK [7:0]}),
	.ROM_HADDR({\u_RiscV_AE350_SOC/ROM_HADDR [31:2], \u_RiscV_AE350_SOC/ROM_HADDR_0 [1:0]}),
	.ROM_HTRANS({\u_RiscV_AE350_SOC/ROM_HTRANS [1], \u_RiscV_AE350_SOC/ROM_HTRANS_0 [0]}),
	.APB_PADDR({\u_RiscV_AE350_SOC/APB_PADDR [31:0]}),
	.APB_PWDATA({\u_RiscV_AE350_SOC/APB_PWDATA [31:0]}),
	.APB_PPROT({\u_RiscV_AE350_SOC/APB_PPROT [2:0]}),
	.APB_PSTRB({\u_RiscV_AE350_SOC/APB_PSTRB [3:0]}),
	.EXTS_HADDR({\u_RiscV_AE350_SOC/EXTS_HADDR [31:0]}),
	.EXTS_HBURST({\u_RiscV_AE350_SOC/EXTS_HBURST [2:0]}),
	.EXTS_HPROT({\u_RiscV_AE350_SOC/EXTS_HPROT [3:0]}),
	.EXTS_HSIZE({\u_RiscV_AE350_SOC/EXTS_HSIZE [2:0]}),
	.EXTS_HTRANS({\u_RiscV_AE350_SOC/EXTS_HTRANS [1:0]}),
	.EXTS_HWDATA({\u_RiscV_AE350_SOC/EXTS_HWDATA [31:0]}),
	.EXTM_HRDATA({\u_RiscV_AE350_SOC/EXTM_HRDATA [63:0]}),
	.DDR_HADDR({DDR_HADDR[31:0]}),
	.DDR_HBURST({DDR_HBURST[2:0]}),
	.DDR_HPROT({DDR_HPROT[3:0]}),
	.DDR_HSIZE({DDR_HSIZE[2:0]}),
	.DDR_HTRANS({DDR_HTRANS[1:0]}),
	.DDR_HWDATA({DDR_HWDATA[63:0]}),
	.GPIO_OE({\u_RiscV_AE350_SOC/GPIO_OE [31:0]}),
	.GPIO_OUT({\u_RiscV_AE350_SOC/GPIO_OUT [31:0]}),
	.SCAN_OUT({\u_RiscV_AE350_SOC/SCAN_OUT [19:0]})
);
LUT2 \u_RiscV_AE350_SOC/gpio_0_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [0]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [0]),
	.F(IO_14)
);
defparam \u_RiscV_AE350_SOC/gpio_0_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_0_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [0]),
	.O(IO_15)
);
LUT2 \u_RiscV_AE350_SOC/gpio_1_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [1]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [1]),
	.F(IO_14_67)
);
defparam \u_RiscV_AE350_SOC/gpio_1_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_1_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [1]),
	.O(IO_15_68)
);
LUT2 \u_RiscV_AE350_SOC/gpio_2_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [2]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [2]),
	.F(IO_14_69)
);
defparam \u_RiscV_AE350_SOC/gpio_2_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_2_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [2]),
	.O(IO_15_70)
);
LUT2 \u_RiscV_AE350_SOC/gpio_3_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [3]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [3]),
	.F(IO_14_71)
);
defparam \u_RiscV_AE350_SOC/gpio_3_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_3_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [3]),
	.O(IO_15_72)
);
LUT2 \u_RiscV_AE350_SOC/gpio_4_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [4]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [4]),
	.F(IO_14_73)
);
defparam \u_RiscV_AE350_SOC/gpio_4_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_4_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [4]),
	.O(IO_15_74)
);
LUT2 \u_RiscV_AE350_SOC/gpio_5_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [5]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [5]),
	.F(IO_14_75)
);
defparam \u_RiscV_AE350_SOC/gpio_5_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_5_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [5]),
	.O(IO_15_76)
);
LUT2 \u_RiscV_AE350_SOC/gpio_6_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [6]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [6]),
	.F(IO_14_77)
);
defparam \u_RiscV_AE350_SOC/gpio_6_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_6_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [6]),
	.O(IO_15_78)
);
LUT2 \u_RiscV_AE350_SOC/gpio_7_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [7]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [7]),
	.F(IO_14_79)
);
defparam \u_RiscV_AE350_SOC/gpio_7_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_7_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [7]),
	.O(IO_15_80)
);
LUT2 \u_RiscV_AE350_SOC/gpio_8_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [8]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [8]),
	.F(IO_14_81)
);
defparam \u_RiscV_AE350_SOC/gpio_8_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_8_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [8]),
	.O(IO_15_82)
);
LUT2 \u_RiscV_AE350_SOC/gpio_9_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [9]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [9]),
	.F(IO_14_83)
);
defparam \u_RiscV_AE350_SOC/gpio_9_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_9_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [9]),
	.O(IO_15_84)
);
LUT2 \u_RiscV_AE350_SOC/gpio_10_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [10]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [10]),
	.F(IO_14_85)
);
defparam \u_RiscV_AE350_SOC/gpio_10_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_10_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [10]),
	.O(IO_15_86)
);
LUT2 \u_RiscV_AE350_SOC/gpio_11_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [11]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [11]),
	.F(IO_14_87)
);
defparam \u_RiscV_AE350_SOC/gpio_11_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_11_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [11]),
	.O(IO_15_88)
);
LUT2 \u_RiscV_AE350_SOC/gpio_12_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [12]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [12]),
	.F(IO_14_89)
);
defparam \u_RiscV_AE350_SOC/gpio_12_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_12_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [12]),
	.O(IO_15_90)
);
LUT2 \u_RiscV_AE350_SOC/gpio_13_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [13]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [13]),
	.F(IO_14_91)
);
defparam \u_RiscV_AE350_SOC/gpio_13_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_13_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [13]),
	.O(IO_15_92)
);
LUT2 \u_RiscV_AE350_SOC/gpio_14_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [14]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [14]),
	.F(IO_14_93)
);
defparam \u_RiscV_AE350_SOC/gpio_14_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_14_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [14]),
	.O(IO_15_94)
);
LUT2 \u_RiscV_AE350_SOC/gpio_15_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [15]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [15]),
	.F(IO_14_95)
);
defparam \u_RiscV_AE350_SOC/gpio_15_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_15_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [15]),
	.O(IO_15_96)
);
LUT2 \u_RiscV_AE350_SOC/gpio_16_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [16]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [16]),
	.F(IO_14_97)
);
defparam \u_RiscV_AE350_SOC/gpio_16_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_16_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [16]),
	.O(IO_15_98)
);
LUT2 \u_RiscV_AE350_SOC/gpio_17_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [17]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [17]),
	.F(IO_14_99)
);
defparam \u_RiscV_AE350_SOC/gpio_17_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_17_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [17]),
	.O(IO_15_100)
);
LUT2 \u_RiscV_AE350_SOC/gpio_18_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [18]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [18]),
	.F(IO_14_101)
);
defparam \u_RiscV_AE350_SOC/gpio_18_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_18_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [18]),
	.O(IO_15_102)
);
LUT2 \u_RiscV_AE350_SOC/gpio_19_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [19]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [19]),
	.F(IO_14_103)
);
defparam \u_RiscV_AE350_SOC/gpio_19_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_19_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [19]),
	.O(IO_15_104)
);
LUT2 \u_RiscV_AE350_SOC/gpio_20_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [20]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [20]),
	.F(IO_14_105)
);
defparam \u_RiscV_AE350_SOC/gpio_20_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_20_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [20]),
	.O(IO_15_106)
);
LUT2 \u_RiscV_AE350_SOC/gpio_21_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [21]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [21]),
	.F(IO_14_107)
);
defparam \u_RiscV_AE350_SOC/gpio_21_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_21_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [21]),
	.O(IO_15_108)
);
LUT2 \u_RiscV_AE350_SOC/gpio_22_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [22]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [22]),
	.F(IO_14_109)
);
defparam \u_RiscV_AE350_SOC/gpio_22_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_22_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [22]),
	.O(IO_15_110)
);
LUT2 \u_RiscV_AE350_SOC/gpio_23_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [23]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [23]),
	.F(IO_14_111)
);
defparam \u_RiscV_AE350_SOC/gpio_23_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_23_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [23]),
	.O(IO_15_112)
);
LUT2 \u_RiscV_AE350_SOC/gpio_24_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [24]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [24]),
	.F(IO_14_113)
);
defparam \u_RiscV_AE350_SOC/gpio_24_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_24_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [24]),
	.O(IO_15_114)
);
LUT2 \u_RiscV_AE350_SOC/gpio_25_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [25]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [25]),
	.F(IO_14_115)
);
defparam \u_RiscV_AE350_SOC/gpio_25_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_25_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [25]),
	.O(IO_15_116)
);
LUT2 \u_RiscV_AE350_SOC/gpio_26_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [26]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [26]),
	.F(IO_14_117)
);
defparam \u_RiscV_AE350_SOC/gpio_26_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_26_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [26]),
	.O(IO_15_118)
);
LUT2 \u_RiscV_AE350_SOC/gpio_27_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [27]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [27]),
	.F(IO_14_119)
);
defparam \u_RiscV_AE350_SOC/gpio_27_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_27_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [27]),
	.O(IO_15_120)
);
LUT2 \u_RiscV_AE350_SOC/gpio_28_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [28]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [28]),
	.F(IO_14_121)
);
defparam \u_RiscV_AE350_SOC/gpio_28_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_28_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [28]),
	.O(IO_15_122)
);
LUT2 \u_RiscV_AE350_SOC/gpio_29_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [29]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [29]),
	.F(IO_14_123)
);
defparam \u_RiscV_AE350_SOC/gpio_29_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_29_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [29]),
	.O(IO_15_124)
);
LUT2 \u_RiscV_AE350_SOC/gpio_30_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [30]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [30]),
	.F(IO_14_125)
);
defparam \u_RiscV_AE350_SOC/gpio_30_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_30_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [30]),
	.O(IO_15_126)
);
LUT2 \u_RiscV_AE350_SOC/gpio_31_pad/IO_s9  (
	.I0(\u_RiscV_AE350_SOC/GPIO_OE [31]),
	.I1(\u_RiscV_AE350_SOC/GPIO_OUT [31]),
	.F(IO_14_127)
);
defparam \u_RiscV_AE350_SOC/gpio_31_pad/IO_s9 .INIT=4'h8;
INV \u_RiscV_AE350_SOC/gpio_31_pad/IO_s10  (
	.I(\u_RiscV_AE350_SOC/GPIO_OE [31]),
	.O(IO_15_128)
);
INV \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/spi1_miso_pad/IO_s9  (
	.I(spi_oe_r[1]),
	.O(IO_13)
);
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ROM_HREADY_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 ),
	.I1(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/ROM_HREADY )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ROM_HREADY_s .INIT=8'hE3;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [31]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [31]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [30]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [28]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [27]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [25]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [24]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [23]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [21]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [20]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [19]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [18]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [17]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [16]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [14]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [14]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [13]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [11]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [11]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [10]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [8]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [8]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_s1 .INIT=16'hAA3C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n504_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n504_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n504_s1 .INIT=16'hAA3C;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n505_s1  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n505_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n505_s1 .INIT=8'hA3;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_24 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_23 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_s15 .INIT=16'h3B30;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3 .INIT=8'hF4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s6 .INIT=16'h70FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_0_s22  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_3 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_0_26 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_0_s22 .INIT=16'h7F00;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_0_s14  (
	.I0(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I2(\u_RiscV_AE350_SOC/ROM_HREADY ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_0_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_0_s14 .INIT=8'h4F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ROM_HREADY_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_empty ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ROM_HREADY_s0 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_3 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3 .INIT=16'h00B0;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_s2 .INIT=8'h80;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_s2 .INIT=8'h80;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [14]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [11]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [8]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_s2 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_s2 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_s2 .INIT=4'h8;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_s16  (
	.I0(\u_RiscV_AE350_SOC/ROM_HWRITE ),
	.I1(\u_RiscV_AE350_SOC/ROM_HTRANS [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_24 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_s16 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4 .INIT=16'h45FE;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s5  (
	.I0(\u_RiscV_AE350_SOC/ROM_HWRITE ),
	.I1(\u_RiscV_AE350_SOC/ROM_HTRANS [1]),
	.I2(\u_RiscV_AE350_SOC/ROM_HREADY ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s5 .INIT=8'h40;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s6 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s7  (
	.I0(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s7 .INIT=16'h00F4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s8 .INIT=16'h007F;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s3 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_s3 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r_3 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s7 .INIT=8'h14;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_s4 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_s3 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s3 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_1_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_8 ),
	.I1(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_1_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_1_s17 .INIT=16'h1000;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_0_22 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [31])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_30_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n477_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_30_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n478_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_28_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n479_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_28_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n480_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_26_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n481_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_26_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n482_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_24_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n483_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_24_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_22_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n485_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_22_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_21_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n486_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_21_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n487_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n488_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n489_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n490_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n491_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_14_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n493_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [14])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_14_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_13_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n494_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_13_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_12_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n495_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_12_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_11_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n496_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [11])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_11_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_10_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n497_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_10_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_8_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n499_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [8])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_8_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n500_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_6_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n501_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_6_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n502_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n503_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n504_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n505_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_6 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s4  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_1_22 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_1_s4 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_s2  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_ns_0_26 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_cs_r_0_s2 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_1_s3  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_ns_1_23 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/ahb_cs_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_1_s3 .INIT=1'b0;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n21_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n22_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [5]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [8]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [8]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [10]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [11]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [11]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [13]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [14]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [14]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [15]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [16]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [17]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [18]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [19]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [20]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [21]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [23]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [24]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [25]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [27]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [28]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [30]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0  (
	.I0(\u_RiscV_AE350_SOC/ROM_HADDR [31]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [31]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0 .ALU_MODE=3;
INV \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n130_s2  (
	.I(\u_RiscV_AE350_SOC/HRESETN ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 )
);
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_sel_ahb_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_sel_ahb_s0 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s37  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_50 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_51 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_49 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s37 .INIT=16'hBFC4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_s29  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_43 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_40 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_s29 .INIT=16'hFF01;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s29  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_41 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_50 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_42 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_40 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s29 .INIT=16'h5330;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/n107_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_49 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_40 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/n107_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/n107_s1 .INIT=8'h40;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s38  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_50 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s38 .INIT=4'h1;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s39  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_51 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_s39 .INIT=16'h0305;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s30  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_50 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_43 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_41 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s30 .INIT=16'h001F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s31  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_42 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s31 .INIT=16'hDC0C;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s32  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_43 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_s32 .INIT=8'h41;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_s31  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_43 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_s31 .INIT=8'h01;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_rxf_clr_Z_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_rxf_clr_Z )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_rxf_clr_Z_s0 .INIT=16'h0600;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_1_40 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_0_40 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_req_sysclk_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/n107_5 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sysclk_Z )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_req_sysclk_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_ns_2_49 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/arb_cs_r_2_s0 .INIT=1'b0;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_rxf_clr_Z ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_s3 .INIT=4'hE;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_rxf_clr_Z ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_5 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_level_s1 .INIT=1'b0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s1 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s1 .INIT=16'h5CCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s3 .INIT=16'h807F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s3 .INIT=16'h5333;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3 .INIT=16'h807F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s3 .INIT=16'h807F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s3 .INIT=16'h807F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_s3 .INIT=16'h5333;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s3 .INIT=16'h807F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_7_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_7_s4 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_6 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s4 .INIT=16'h0800;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s2 .INIT=4'h6;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_addr_latched_sclk_Z_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s3 .INIT=8'hE1;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s4 .INIT=16'h0E00;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s2 .INIT=4'h6;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s3 .INIT=16'h0E00;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2 .INIT=4'h6;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s3 .INIT=16'h0E00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s3 .INIT=16'h0E00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s3 .INIT=16'h0E00;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s2 .INIT=4'h9;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s3 .INIT=16'h0E00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s2 .INIT=16'h0E00;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_s4 .INIT=4'h6;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_1_s4 .INIT=8'h0E;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s4 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_6 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s4 .INIT=16'h0B00;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s4 .INIT=8'hB0;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_5_s4 .INIT=8'h0E;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s5 .INIT=16'h0B00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s4 .INIT=16'h0B00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s4 .INIT=16'h0B00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s4 .INIT=16'hB000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_3_s5 .INIT=8'h01;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s5 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_s6 .INIT=16'h0100;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s5 .INIT=4'h4;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_4_s6 .INIT=8'h01;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s4 .INIT=8'h69;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_6_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1 .INIT=8'h09;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s4 .INIT=16'h9669;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [7]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [6]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [5]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [4]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [3]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [2]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [1]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr [0]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFPE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_7 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.PRESET(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0 .INIT=1'b1;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [3]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [4]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [5]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [6]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr [7]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0 .ALU_MODE=3;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/b_signal_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/a_signal_sync1 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/b_signal_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/a_signal_sync1 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/b_signal_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_322 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_450 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_386 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_514 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_354 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_482 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_418 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_546 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_323 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_451 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_387 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_515 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_355 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_483 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_419 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_547 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_324 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_452 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_388 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_516 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_356 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_484 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_420 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_548 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_325 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_453 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_389 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_517 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_357 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_485 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_421 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_549 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_326 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_454 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_390 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_518 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_358 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_486 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_422 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_550 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_327 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_455 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_391 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_519 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_359 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_487 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_423 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_551 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_328 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_456 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_392 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_520 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_360 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_488 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_424 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_552 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_329 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_457 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_393 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_521 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_361 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_489 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_425 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_553 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_330 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_458 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_394 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_522 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_362 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_490 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_426 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_554 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_331 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_459 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_395 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_523 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_363 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_491 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_427 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_555 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_332 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_460 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_396 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_524 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_364 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_492 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_428 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_556 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_333 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_461 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_397 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_525 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_365 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_493 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_429 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_557 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_334 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_462 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_398 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_526 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_366 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_494 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_430 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_558 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_335 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_463 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_399 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_527 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_367 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_495 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_431 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_559 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_336 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_464 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_400 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_528 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_368 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_496 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_432 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_560 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_337 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_465 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_401 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_529 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_369 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_497 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_433 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_561 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_338 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_466 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_402 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_530 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_370 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_498 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_434 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_562 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_339 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_467 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_403 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_531 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_371 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_499 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_435 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_563 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_340 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_468 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_404 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_532 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_372 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_500 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_436 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_564 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_341 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_469 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_405 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_533 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_373 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_501 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_437 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_565 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_342 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_470 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_406 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_534 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_374 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_502 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_438 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_566 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_343 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_471 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_407 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_535 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_375 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_503 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_439 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_567 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_344 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_472 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_408 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_536 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_376 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_504 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_440 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_568 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_345 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_473 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_409 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_537 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_377 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_505 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_441 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_569 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_346 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_474 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_410 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_538 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_378 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_506 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_442 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_570 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_347 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_475 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_411 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_539 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_379 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_507 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_443 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_571 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_348 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_476 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_412 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_540 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_380 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_508 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_444 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_572 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_349 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_477 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_413 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_541 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_381 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_509 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_445 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_573 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_350 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_478 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_414 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_542 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_382 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_510 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_446 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_574 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_351 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_479 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_415 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_543 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_383 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_511 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_447 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_575 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_352 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_480 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_416 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_544 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_384 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_512 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_448 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_576 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s6 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_353 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_481 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s3 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_417 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_545 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s4 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_385 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_513 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s5 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_449 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_577 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s6 .INIT=8'hCA;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index_6_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index_6_s1 .INIT=4'h6;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index_6_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/rd_index_6_s1 .INIT=4'h6;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_4 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s0 .INIT=16'h3CAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_1_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_1_s0 .INIT=16'hACCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s0 .INIT=16'h3CAA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_s0 .INIT=8'hAC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_4_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_4_s0 .INIT=16'hBF40;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_6_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_6_s0 .INIT=16'h5CCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s321  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s321 .INIT=16'h0100;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s322  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s322 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s323  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s323 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s324  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s324 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s325  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s325 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s326  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s326 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s327  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s327 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s328  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_s328 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_7_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr_7_s2 .INIT=16'hCACC;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n437_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n437_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n437_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n436_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n436_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n436_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n435_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n435_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n435_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n434_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n434_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n434_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n433_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n433_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n433_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n432_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n432_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n432_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n431_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n431_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n431_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n430_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [7]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n430_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n430_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n429_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n429_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n429_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n428_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n428_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n428_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n427_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n427_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n427_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n426_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n426_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n426_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n425_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n425_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n425_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n424_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n424_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n424_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n423_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n423_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n423_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n422_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n422_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n422_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n410_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n410_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n410_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n409_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n409_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n409_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n408_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n408_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n408_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n406_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n406_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n406_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n405_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n405_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n405_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n404_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n404_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n404_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n403_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [7]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n403_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n403_s2 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s2 .INIT=16'h8200;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n140_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n140_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n140_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n139_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n139_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n139_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n138_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n138_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n138_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n137_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n137_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n137_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n136_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n136_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n136_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n135_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n135_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n135_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n134_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n134_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n134_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n133_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [7]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n133_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n133_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n132_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n132_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n132_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n131_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n131_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n131_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n130_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n130_6_0 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n130_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n129_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n129_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n129_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n128_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n128_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n128_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n127_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n127_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n127_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n126_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n126_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n126_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n125_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n125_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n125_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s2 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n108_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n108_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n108_s2 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_s2 .INIT=16'h030A;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_s2 .INIT=16'h0A0C;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s1 .INIT=8'h96;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s2  (
	.I0(\u_RiscV_AE350_SOC/ahb_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ROM_HREADY_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_s2 .INIT=8'h40;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s2 .INIT=8'h40;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_0_4 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_s1 .INIT=16'h0100;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_s1 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s3 .INIT=16'hA35C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/wr_index [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s4 .INIT=16'h5CCC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s5 .INIT=16'h4080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s3 .INIT=16'h3CAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_s3 .INIT=16'hACCC;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s3 .INIT=8'hCA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s3 .INIT=16'h3CAA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_s3 .INIT=8'hAC;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_s3 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_16 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s6 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s7 .INIT=16'h4100;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s8 .INIT=16'h8241;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s4 .INIT=8'h96;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s5 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s10 .INIT=16'h8241;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s6 .INIT=16'h5044;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n407_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_3_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n407_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n407_s3 .INIT=16'h4450;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_2_s3 .INIT=16'h9669;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr_5_s2 .INIT=16'h99F0;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_s6 .INIT=8'h69;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_s11 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_s7 .INIT=16'h0400;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n466_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_bin_rd_ptr [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_3 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_clr_level_Z ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n466_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n466_s2 .INIT=16'hFF09;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_s4 .INIT=16'h4450;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_s5 .INIT=16'h6996;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n107_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n108_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n109_9 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n110_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n111_11 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n112_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n113_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n125_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n126_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n127_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n128_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n129_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n130_6_0 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n131_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n132_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n133_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n134_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n135_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n136_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n137_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n138_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n139_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n140_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync2_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n161_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n403_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n404_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n405_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n406_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n407_8 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n408_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n409_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n410_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n422_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n423_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n424_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n425_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n426_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n427_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n428_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n429_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n430_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_7_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_6_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n431_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_6_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_5_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n432_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_5_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_4_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n433_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_4_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n434_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n435_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n436_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n437_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_7_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n106_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_7_s0 .INIT=1'b0;
DFFPE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/empty_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n466_7 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.PRESET(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_empty )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/empty_s0 .INIT=1'b1;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_325 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_324 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_323 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_322 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_329 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_328 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_327 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_326 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_333 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_332 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_331 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_330 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_337 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_336 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_335 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_334 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_341 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_340 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_339 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_338 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_345 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_344 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_343 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_342 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_349 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_348 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_347 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_346 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_579 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_353 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_352 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_351 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_350 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_0_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_357 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_356 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_355 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_354 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_361 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_360 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_359 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_358 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_365 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_364 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_363 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_362 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_369 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_368 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_367 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_366 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_373 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_372 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_371 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_370 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_377 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_376 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_375 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_374 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_381 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_380 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_379 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_378 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_581 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_385 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_384 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_383 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_382 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_1_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_389 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_388 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_387 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_386 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_393 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_392 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_391 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_390 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_397 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_396 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_395 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_394 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_401 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_400 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_399 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_398 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_405 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_404 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_403 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_402 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_409 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_408 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_407 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_406 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_413 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_412 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_411 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_410 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_583 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_417 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_416 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_415 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_414 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_2_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_421 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_420 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_419 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_418 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_425 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_424 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_423 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_422 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_429 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_428 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_427 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_426 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_433 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_432 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_431 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_430 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_437 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_436 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_435 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_434 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_441 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_440 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_439 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_438 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_445 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_444 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_443 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_442 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_585 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_449 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_448 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_447 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_446 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_3_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_453 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_452 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_451 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_450 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_457 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_456 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_455 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_454 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_461 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_460 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_459 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_458 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_465 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_464 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_463 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_462 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_469 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_468 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_467 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_466 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_473 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_472 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_471 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_470 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_477 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_476 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_475 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_474 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_587 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_481 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_480 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_479 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_478 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_4_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_485 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_484 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_483 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_482 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_489 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_488 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_487 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_486 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_493 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_492 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_491 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_490 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_497 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_496 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_495 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_494 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_501 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_500 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_499 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_498 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_505 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_504 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_503 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_502 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_509 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_508 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_507 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_506 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_589 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_513 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_512 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_511 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_510 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_5_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_517 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_516 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_515 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_514 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_521 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_520 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_519 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_518 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_525 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_524 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_523 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_522 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_529 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_528 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_527 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_526 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_533 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_532 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_531 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_530 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_537 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_536 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_535 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_534 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_541 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_540 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_539 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_538 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_591 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_545 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_544 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_543 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_542 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_6_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_0_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27:24]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_549 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_548 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_547 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_546 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_0_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_0_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_0_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_1_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31:28]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_553 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_552 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_551 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_550 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_1_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_1_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_1_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_2_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19:16]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_557 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_556 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_555 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_554 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_2_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_2_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_2_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_3_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23:20]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_561 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_560 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_559 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_558 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_3_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_3_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_3_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_4_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11:8]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_565 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_564 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_563 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_562 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_4_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_4_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_4_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_5_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15:12]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_569 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_568 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_567 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_566 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_5_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_5_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_5_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_6_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3:0]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_573 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_572 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_571 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_570 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_6_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_6_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_6_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_7_s  (
	.CLK(AHB_CLK),
	.WRE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_593 ),
	.DI({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7:4]}),
	.WAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr [3:0]}),
	.RAD({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [3:0]}),
	.DO({\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_577 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_576 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_575 , \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_574 }));
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_7_s .INIT_0=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_7_s .INIT_1=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_7_s .INIT_2=16'h0000;
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_mem_7_7_s .INIT_3=16'h0000;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [1]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n457_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [2]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n458_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [3]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n459_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [4]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n460_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [5]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n461_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/next_gray_rd_ptr [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync2 [6]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n462_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/n463_s0 .ALU_MODE=3;
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_24 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_18 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_22 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_20 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [5]),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_24 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_0_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_3_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_0_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_7_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_10_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_7_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_14_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_17_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_14_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_21_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_24_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_21_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_28_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_31_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_28_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_35_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_38_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_35_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_42_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_45_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_42_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_49_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_52_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_49_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_56_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_59_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_56_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_63_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_66_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_63_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_70_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_73_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_70_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_77_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_80_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_77_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_84_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_87_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_84_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_91_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_94_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_91_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_98_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_101_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_98_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_105_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_108_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_105_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_112_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_115_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_112_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_119_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_122_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_119_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_126_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_129_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_126_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_133_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_136_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_133_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_140_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_143_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_140_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_147_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_150_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_147_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_154_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_157_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_154_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_161_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_164_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_161_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_168_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_171_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_168_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_175_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_178_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_175_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_182_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_185_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_182_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_189_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_192_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_189_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_196_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_199_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_196_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_203_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_206_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_203_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_210_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_213_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_210_G[0]_6 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_217_G[0]_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_DOL_220_G[2]_24 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr [4]),
	.O(\u_RiscV_AE350_SOC/mem_DOL_217_G[0]_6 )
);
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/a_signal_sync1 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/a_signal_sync1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sysclk_Z ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/a_signal_sync1 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/b_signal_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/a_signal_sync1 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sysclk )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/b_signal_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/a_signal_sync1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sclk_Z ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/a_signal_sync1 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/a_signal_sync1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_4 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn1_r ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/n8_5 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_s1 .INIT=1'b0;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/n8_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/a_level_r_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/n8_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/n8_s2 .INIT=2'h1;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/b_signal_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/a_signal_sync1 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/b_signal_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/a_signal_sync1 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/a_signal_sync1_s0 .INIT=1'b0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/n8_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_addr_latched_sclk_Z_3 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/n8_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/n8_s3 .INIT=16'hA6AA;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_8 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn1_r ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn2_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn2_r_3 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/a_level_sync2b_syn3_r_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_sync2b_syn3_r_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_s2  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/n8_7 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/a_level_r_s2 .INIT=1'b0;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_59 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s16 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [8]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [12]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_58 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s17 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [16]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [20]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_57 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s18 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [24]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [28]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_56 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s19 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_55 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s16 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [9]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [13]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_54 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s17 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [17]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [21]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_53 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s18 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [25]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [29]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_52 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s19 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_51 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s16 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [10]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [14]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_50 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s17 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [18]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [22]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_49 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s18 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [30]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_48 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s19 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_47 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s16 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_46 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s17 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_45 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s18 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_44 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s19 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s138  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_18 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_103 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s138 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s139  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_17 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_104 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s139 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s140  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [8]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [9]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_16 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_105 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s140 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s141  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [10]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [11]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_106 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s141 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s142  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [12]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [13]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_107 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s142 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s143  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [14]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [15]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_108 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s143 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s144  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [16]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [17]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_12 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_109 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s144 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s145  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [18]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [19]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_110 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s145 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s146  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [20]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [21]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_111 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s146 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s147  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [23]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_112 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s147 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s148  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [24]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [25]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_113 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s148 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s149  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [27]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_114 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s149 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s150  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [28]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [29]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_115 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s150 .INIT=8'hCA;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s151  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [30]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [31]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_116 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s151 .INIT=8'hCA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s .INIT=16'h0E00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_s0 .INIT=16'hF1FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_6 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0 .INIT=16'h8F00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_6 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s1 .INIT=16'h008F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s3 .INIT=16'h80FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3 .INIT=16'hFF80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s3 .INIT=16'h10FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_s6 .INIT=16'hB4FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_s6 .INIT=16'hB0FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1189_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1189_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1189_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1190_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [5]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1190_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1190_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1191_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1191_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1191_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1192_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1192_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1192_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1193_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1193_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1193_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1194_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1194_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1194_s2 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1180_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [15]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1180_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1180_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1181_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [14]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1181_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1181_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1182_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [13]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1182_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1182_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1183_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [12]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1183_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1183_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1184_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [11]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1184_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1184_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1185_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [10]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1185_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1185_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1186_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [9]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1186_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1186_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1187_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [8]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1187_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1187_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s2 .INIT=16'h2000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_s2 .INIT=8'h80;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_s2 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1175_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [20]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1175_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1175_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1176_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [19]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1176_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1176_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1177_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [18]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1177_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1177_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1178_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [17]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1178_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1178_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1179_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [16]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1179_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1179_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s2 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s2 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s2 .INIT=16'h2000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_s2 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n933_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/next_gray_rd_ptr_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n933_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n933_s4 .INIT=16'h2000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n722_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n722_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n722_s2 .INIT=8'h28;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n721_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n721_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n721_s2 .INIT=16'h7080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s2 .INIT=16'h012C;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s2 .INIT=16'h0708;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n602_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n602_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n602_s2 .INIT=16'h7800;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s2 .INIT=16'h2C00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_12 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n638_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n638_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n638_s2 .INIT=16'h4114;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_s2 .INIT=4'h1;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2 .INIT=16'h000D;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s2 .INIT=8'h01;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2 .INIT=8'h01;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s2 .INIT=16'hFE00;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s153  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_144 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s153 .INIT=8'hAC;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s126  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_138 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_151 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/sngl_txdata [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s126 .INIT=8'hAC;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s152  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_118 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_148 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s152 .INIT=8'hAC;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s128  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_4 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_150 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s128 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s0 .INIT=16'hEEE0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s2 .INIT=16'h00EF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_addr_latched_sclk_Z_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s0 .INIT=16'hFCAC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_s1 .INIT=16'h0001;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1 .INIT=8'h07;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s3 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4 .INIT=16'h55C3;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s2 .INIT=8'hCA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s4 .INIT=16'h7770;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5 .INIT=4'h1;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r_1_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s4 .INIT=4'h1;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s5 .INIT=4'h8;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s4 .INIT=8'h0E;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/txf_empty ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s5 .INIT=8'h0B;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s6 .INIT=4'h1;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s4 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s4 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s4 .INIT=16'h0B00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_11 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n1188_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s3 .INIT=16'h0B00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s4 .INIT=16'hE000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s3 .INIT=8'h1E;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_s4 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_s3 .INIT=16'h00D7;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s3 .INIT=16'h7800;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_s3 .INIT=4'h6;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s3 .INIT=16'h7F80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s3 .INIT=4'h6;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_s3 .INIT=16'h1FE0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_s2 .INIT=16'h3335;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_6 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_s2 .INIT=16'h3533;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_s2 .INIT=16'h3533;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_4 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_4 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_s2 .INIT=16'h5333;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s3 .INIT=16'hB64B;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_s4 .INIT=16'h0130;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s3 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_s4 .INIT=16'hFC23;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s3 .INIT=16'hD700;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s4 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_s3 .INIT=16'h8A7F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s3 .INIT=16'h8EEE;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s3 .INIT=16'h7800;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [6]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s3 .INIT=16'h7800;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_12 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [8]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s3 .INIT=16'h7800;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_s3 .INIT=16'h2D4B;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s3 .INIT=16'h0700;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4 .INIT=16'h2C00;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s5 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_19 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_1_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s3 .INIT=16'h4F00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s3 .INIT=16'h0444;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s3 .INIT=16'h7F00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s5 .INIT=16'h7F00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_21 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s6 .INIT=16'hFC50;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s129  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_132 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_142 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_151 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s129 .INIT=8'hAC;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s3 .INIT=4'h4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s4 .INIT=4'h1;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s5 .INIT=16'h7077;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_13 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s5 .INIT=16'hB0BB;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s5 .INIT=16'h5333;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s7 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [28]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s4 .INIT=16'h8000;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_s4 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [22]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [23]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [24]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_s4 .INIT=16'hE000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s5 .INIT=8'h40;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s6 .INIT=16'hC4FC;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_11 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_12 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s5 .INIT=16'h4000;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4 .INIT=4'h8;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_11 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s6 .INIT=16'h305F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s5 .INIT=16'h305F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_17 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_13 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6 .INIT=16'h008F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_24 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s5 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_11 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s6 .INIT=16'h8F00;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s7 .INIT=8'h60;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_15 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_26 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s8 .INIT=16'hF800;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_22 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_18 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s9 .INIT=8'h70;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_0_19 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_21 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s8 .INIT=16'h0400;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_15 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s9 .INIT=16'hC500;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_s7 .INIT=16'hD3FD;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s6 .INIT=16'hBFF4;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [6]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [7]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [8]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s7 .INIT=8'h01;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s8 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [5]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s9 .INIT=16'h0001;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_14 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s7 .INIT=16'h004F;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s9 .INIT=4'h4;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_30 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s11 .INIT=16'h1000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_20 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14 .INIT=8'h0D;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [4]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s11 .INIT=8'h60;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_11 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s10 .INIT=16'h1000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s16 .INIT=8'h40;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s12  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s12 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [29]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [30]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [31]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_s5 .INIT=16'h7F80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s17 .INIT=16'h0800;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_12 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s13 .INIT=16'h2000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s5 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s5 .INIT=16'h6A00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6 .INIT=16'hFFE0;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_s4 .INIT=8'h6A;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [26]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [25]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [27]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_s4 .INIT=16'h7F80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ahb_spi_addr [21]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_s4 .INIT=16'h0777;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s11 .INIT=16'hE000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1381_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_43 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1381_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1381_s2 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1382_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_42 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1382_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1382_s2 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1383_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_41 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1383_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1383_s2 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1384_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_40 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1384_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1384_s2 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_39 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_s5 .INIT=16'hABAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1377_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_38 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1377_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1377_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1378_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_37 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1378_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1378_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1379_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_36 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1379_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1379_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1380_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_35 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1380_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1380_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_34 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_s5 .INIT=16'hBAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1373_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_33 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1373_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1373_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1374_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_32 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1374_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1374_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1375_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_31 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1375_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1375_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1376_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_30 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1376_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1376_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_29 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_s5 .INIT=16'hBAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1369_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_28 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1369_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1369_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1370_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_27 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1370_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1370_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1371_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_26 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1371_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1371_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1372_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_25 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1372_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1372_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_24 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s6 .INIT=16'hEAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1365_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_23 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1365_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1365_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1366_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1366_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1366_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1367_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_21 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1367_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1367_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1368_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_20 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1368_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1368_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_19 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_s5 .INIT=16'hBAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1361_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_18 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1361_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1361_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1362_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_17 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1362_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1362_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1363_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_16 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1363_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1363_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1364_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1364_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1364_s2 .INIT=16'h0080;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_14 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s7 .INIT=16'hEAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_13 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_s3 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_s3 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_11 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_s3 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_s3 .INIT=16'h0010;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_s5 .INIT=16'hABAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1385_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1385_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1385_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1386_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_7 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1386_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1386_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1387_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1387_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1387_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1388_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1388_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1388_s2 .INIT=16'h0040;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r_31_9 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_4 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_s5 .INIT=16'hBAAA;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s4 .INIT=16'hBFC0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s12  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s12 .INIT=16'hD000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4 .INIT=16'h80FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_13 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_24 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s18 .INIT=16'h0100;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_21 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s13 .INIT=16'h0004;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_13 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_11 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s13 .INIT=16'hFE10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_addr_latched_sclk_Z_s5 .INIT=16'hB000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_sel_ahb ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_26 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s19 .INIT=16'h0100;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s5 .INIT=8'hB0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s7 .INIT=16'h4000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s8 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s4 .INIT=16'h6A95;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [7]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_12 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s5 .INIT=16'h0006;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_8 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s5 .INIT=16'h0006;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [4]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s6 .INIT=16'h0006;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s4 .INIT=16'h0006;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s10 .INIT=8'h01;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_s4 .INIT=8'h01;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n603_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n603_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n603_s3 .INIT=16'h0006;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n604_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n604_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n604_s3 .INIT=8'h01;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s7 .INIT=16'hFFF1;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_cs_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_s5 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n723_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n723_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n723_s4 .INIT=16'h4888;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_s5 .INIT=8'hD5;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1588_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_10 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1588_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1588_s6 .INIT=16'h3230;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s20  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_22 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_18 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns_2_28 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s20 .INIT=16'h1500;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [5]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [6]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [4]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_10 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s6 .INIT=16'h8000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_14 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s9 .INIT=8'h20;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s21  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_30 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s21 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_8 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_23 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_3_s14 .INIT=16'h2A00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_21 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_s14 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_mem_req_sclk ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_addr_latched_sclk_Z_3 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s5 .INIT=16'h004F;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_3_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_3_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [2]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_2_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [1]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_busy_sclk_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n454_3 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_busy_sclk_Z )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_busy_sclk_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n637_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n638_6 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_rx_diff_cnt_r_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [8])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n600_9 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n601_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n602_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n603_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_0_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n604_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_10 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_3 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_4 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n719_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n720_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n721_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n722_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_4_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n933_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1164_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [31])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_30_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1165_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [30])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_30_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_29_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1166_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [29])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_29_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1167_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [28])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1168_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [27])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1169_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [26])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_25_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1170_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [25])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_25_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1171_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [24])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1172_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [23])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_22_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1173_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [22])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_22_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_21_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1174_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [21])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_21_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1175_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [20])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_19_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1176_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [19])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_19_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_18_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1177_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [18])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_18_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1178_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [17])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1179_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [16])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_15_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1180_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [15])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_15_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1181_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [14])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1182_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [13])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1183_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [12])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1184_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [11])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1185_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [10])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1186_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [9])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1187_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [8])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1188_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1189_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1190_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1191_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1192_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1193_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1194_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1361_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [31])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_30_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1362_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [30])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_30_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_29_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1363_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [29])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_29_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_28_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1364_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_31_13 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [28])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_28_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1365_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [27])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_26_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1366_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [26])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_26_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_25_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1367_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [25])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_25_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_24_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1368_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_27_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [24])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_24_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1369_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [23])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_22_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1370_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [22])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_22_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_21_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1371_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [21])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_21_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_20_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1372_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_23_12 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [20])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_20_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1373_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [19])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_18_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1374_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [18])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_18_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_17_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1375_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [17])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_17_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_16_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1376_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_19_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [16])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_16_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1377_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [15])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_14_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1378_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [14])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_14_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_13_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1379_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [13])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_13_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_12_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1380_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_15_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [12])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_12_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1381_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [11])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_10_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1382_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [10])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_10_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_9_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1383_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [9])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_9_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_8_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1384_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_11_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [8])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_8_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1385_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [7])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_6_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1386_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [6])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_6_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_5_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1387_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [5])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_5_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_4_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1388_7 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_7_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [4])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_4_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1389_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1390_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_1_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1391_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_1_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_0_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1392_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_3_11 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_r_0_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_req_sclk ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_req_invalid_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_0_s3  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n723_12 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r_0_s3 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s7  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1588_11 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_shift_reg_full_r_s7 .INIT=1'b0;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [3]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_2 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_s .ALU_MODE=1;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [4]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_0_COUT ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_2 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1266_s .ALU_MODE=1;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_3_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [3]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_s .ALU_MODE=1;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_s  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_word_len_4_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [4]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_0_COUT ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_s .ALU_MODE=1;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_ns [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [1]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [2]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0 [3]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n977_2 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0 .ALU_MODE=3;
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_11 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_15 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_13 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_17 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_11 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_15 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_13 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_17 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_11 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_15 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_13 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_17 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_10 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_11 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_15 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_13 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1315_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_17 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s110  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_103 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_104 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_11 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_118 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s132  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_105 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_106 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_10 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_120 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s133  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_107 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_108 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_9 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_122 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s134  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_109 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_110 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_8 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_124 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s135  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_111 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_112 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_7 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_126 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s136  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_113 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_114 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_6 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_128 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s137  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_115 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_116 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_5 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_130 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_17 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1330_19 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_17 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1334_19 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_17 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1338_19 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_15 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_17 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1314_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1342_19 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s117  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_120 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_122 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_8 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_132 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s130  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_124 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_126 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_7 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_134 )
);
MUX2_LUT6 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s131  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_128 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_130 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_6 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_136 )
);
MUX2_LUT7 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s120  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_134 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_136 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1267_2 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_138 )
);
MUX2_LUT5 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_s124  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_148 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_144 ),
	.S0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_150 ),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/sngl_txdata_0_142 )
);
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s4 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s5 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s6 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s7 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s8 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s9 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s10 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s11 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s12  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s12 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s13 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1270_s14 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s4 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s5 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s6 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1269_s7 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1268_s4 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1318_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1317_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_4 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s0 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s1 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s2 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s3 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s4 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s5 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s6  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s6 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_11 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s7 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s8 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_13 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s9 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s10 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s11 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s12  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s12 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s13 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s14 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s15 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s16 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_21 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s17 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s18  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s18 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_23 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s19 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s20  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_24 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s20 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s21  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_25 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s21 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s22  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_26 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s22 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s23  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_27 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s23 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s24  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_28 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s24 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s25  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_29 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s25 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s26  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_30 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s26 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s27  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_31 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s27 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s28  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_32 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s28 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s29  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_33 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s29 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s30  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_34 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s30 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s31  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_35 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s31 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s32  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_36 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s32 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s33  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_37 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s33 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s34  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_38 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s34 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s35  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_39 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s35 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s36  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_40 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s36 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s37  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_41 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s37 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s38  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_42 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s38 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s39  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_43 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s39 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s40  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_44 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s40 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s41  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_45 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s41 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s42  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_46 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s42 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s43  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_47 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s43 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s44  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_48 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s44 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s45  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_49 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s45 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s46  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_50 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s46 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s47  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_51 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s47 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s48  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_52 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s48 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s49  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_53 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s49 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s50  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_54 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s50 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s51  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_55 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s51 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s52  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_56 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s52 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s53  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_57 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s53 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s54  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_58 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s54 .INIT=2'h1;
LUT1 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s55  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_bit_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_59 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n1316_s55 .INIT=2'h1;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1 .INIT=16'h0100;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n250_s0  (
	.I0(AHB_CLK),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/latch_out ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_sclk_r ),
	.F(n250_3)
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n250_s0 .INIT=8'hF4;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n283_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n283_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n283_s0 .INIT=4'h1;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s0 .INIT=8'h80;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_24 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s8 .INIT=16'h383A;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_14 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_16 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_17 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8 .INIT=16'hF8FF;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_22 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_24 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_18 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10 .INIT=16'hFFE0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_s3 .INIT=16'hFF01;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_s2 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n198_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n198_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n198_s2 .INIT=16'h0708;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n269_s1  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n269_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n269_s1 .INIT=8'h10;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/tx_ready ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s2 .INIT=16'h0002;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r_1_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s3 .INIT=16'h9000;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s4 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s2  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_8 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_14 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s2 .INIT=16'h0700;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s10  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_22 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_15 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s10 .INIT=16'h1000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_18 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rxf_full ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_shift_reg_full_r ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_19 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s9 .INIT=16'h8000;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_27 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s11 .INIT=16'h00F8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s12  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_29 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s12 .INIT=16'hF23F;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_20 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_27 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s4 .INIT=16'hEFF3;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_s3 .INIT=8'h80;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s5 .INIT=4'h6;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_6 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s3 .INIT=4'h1;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s4 .INIT=8'h3D;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_10 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s5 .INIT=16'hE020;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/arb_trans_end_sclk_Z_7 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_18 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11 .INIT=16'h0CCB;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s13 .INIT=16'h1000;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [3]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s14 .INIT=8'h01;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s14  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_0_19 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s14 .INIT=4'h8;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_20 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15 .INIT=4'h8;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_22 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_14 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s5 .INIT=16'h0CFA;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s7 .INIT=4'h4;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s13  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [3]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/ctrl_cs_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_18 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s13 .INIT=8'hC5;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n720_8 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/rx_mask_cnt_r [1]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s17 .INIT=8'h56;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s8  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_12 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s8 .INIT=8'hE0;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_s5  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [3]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_7 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_10 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_s5 .INIT=16'h060C;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s7  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_16 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s7 .INIT=4'hE;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n199_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n199_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n199_s4 .INIT=16'h1230;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n200_s4  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_9 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n200_9 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n200_s4 .INIT=8'h12;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s19  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_27 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s19 .INIT=4'h2;
LUT2 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_7_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_7_17 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_7_s9 .INIT=4'hB;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s15  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [3]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s15 .INIT=16'hFE00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n131_s3  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n131_8 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n131_s3 .INIT=16'h00FE;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_24 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s16 .INIT=16'hF331;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s16  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_5 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_22 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s16 .INIT=16'h4F00;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s17  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_6 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_0_19 ),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_24 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s17 .INIT=16'h00DF;
LUT3 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s9  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_14 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_1_23 ),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_14 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s9 .INIT=8'h70;
LUT4 \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s20  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns_2_16 ),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I2(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0]),
	.I3(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.F(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_29 )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s20 .INIT=16'hBB0F;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_1_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en ),
	.CLK(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_9 ),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0 .INIT=1'b0;
DFFPE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_out_r_0_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/sngl_txdata [0]),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ),
	.PRESET(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(spi_out_r[0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_out_r_0_s0 .INIT=1'b1;
(*gowin_io_reg = "FALSE" *) DFFPE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_oe_r_1_s0  (
	.D(GND),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n332_3 ),
	.PRESET(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(spi_oe_r[1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_oe_r_1_s0 .INIT=1'b1;
DFFRE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_in_r_1_s0  (
	.D(FLASH_SPI_MISO_in),
	.CLK(FLASH_SPI_CLK_in),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_in_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_in_r_1_s0 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_2_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [2]),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_2_s0 .INIT=1'b0;
DFFPE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_cs_r_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n283_3 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.PRESET(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(spi1_csn_out)
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_cs_r_s0 .INIT=1'b1;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_0_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n131_8 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_7_17 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/period_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/period_cnt_r_0_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_2_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n198_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_16 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [2])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_2_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_sclk_r_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n269_5 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n261_2 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_sclk_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_sclk_r_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_s1  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n298_6 ),
	.CLK(AHB_CLK),
	.CE(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_8 ),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/master_rxdata_wr_lvl_r )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_rxdata_wr_lvl_r_s1 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s6  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n197_10 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [3])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_3_s6 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_1_s3  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n199_9 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [1])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_1_s3 .INIT=1'b0;
DFFCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_0_s3  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n200_9 ),
	.CLK(AHB_CLK),
	.CE(VCC),
	.CLEAR(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/n130_6 ),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r [0])
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/clock_cnt_r_0_s3 .INIT=1'b0;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [0]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_ns [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [1]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [1]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n258_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_3 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_s0 .ALU_MODE=3;
ALU \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n260_s0  (
	.I0(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/spi_cs_r_0 [2]),
	.I1(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0 [2]),
	.I3(GND),
	.CIN(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n259_3 ),
	.COUT(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n261_2 ),
	.SUM(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n260_1_SUM )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n260_s0 .ALU_MODE=3;
INV \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_s6  (
	.I(AHB_CLK),
	.O(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_9 )
);
DLCE \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_gclk_1/latch_out_s0  (
	.D(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r ),
	.G(AHB_CLK),
	.CLEAR(GND),
	.GE(VCC),
	.Q(\u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/latch_out )
);
defparam \u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_gclk_1/latch_out_s0 .INIT=1'b0;
endmodule
