#Mips 32 Pipelined CPU
I worked on this project during my computer
architecture course (EECS 112L) in the fall
quarter of 2022
#Features
This implementations of the Mips 32 Cpu
includes 13 instructions andi, nor, 
slt, sll, srl, sra, xor, mult, div,
sw, add, beq, j
