<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/EDG/Desktop/firmware-surf/par/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml TOP_v38.twx TOP_v38.ncd -o TOP_v38.twr TOP_v38.pcf

</twCmdLine><twDesign>TOP_v38.ncd</twDesign><twDesignPath>TOP_v38.ncd</twDesignPath><twPCF>TOP_v38.pcf</twPCF><twPcfPath>TOP_v38.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="fg456"><twDevName>xc3s2000</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;</twConstName><twItemCnt>51394</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9376</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>29.710</twMinPer></twConstHead><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[29].u_ld (U21.O1), 33 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="RAM">u_labtop/LAB[3].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[29].u_ld</twDest><twTotPathDel>14.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[3].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[29].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[3].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[3].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.107</twDelInfo><twComp>u_labtop/LAB[3].u_ram/dat_out&lt;1&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u_labtop/ram_dat&lt;3&gt;&lt;29&gt;</twComp><twBEL>u_labtop/LAB[3].u_ram/Mmux_dat_muxed661</twBEL><twBEL>u_labtop/LAB[3].u_ram/Mmux_dat_muxed66_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_labtop/ram_dat&lt;3&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_321</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>U21.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.624</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>U21.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;29&gt;</twComp><twBEL>u_mess/LDBUF[29].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>9.226</twRouteDel><twTotDel>14.855</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="RAM">u_labtop/LAB[0].u_ram/bram_A.B</twSrc><twDest BELType="FF">u_mess/LDBUF[29].u_ld</twDest><twTotPathDel>14.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[0].u_ram/bram_A.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[29].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[0].u_ram/bram_A</twComp><twBEL>u_labtop/LAB[0].u_ram/bram_A.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.216</twDelInfo><twComp>u_labtop/LAB[0].u_ram/dat_out&lt;0&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u_labtop/ram_dat&lt;0&gt;&lt;29&gt;</twComp><twBEL>u_labtop/LAB[0].u_ram/Mmux_dat_muxed662</twBEL><twBEL>u_labtop/LAB[0].u_ram/Mmux_dat_muxed66_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_labtop/ram_dat&lt;0&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_421</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>U21.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.624</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>U21.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;29&gt;</twComp><twBEL>u_mess/LDBUF[29].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>9.107</twRouteDel><twTotDel>14.736</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="RAM">u_labtop/LAB[3].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[29].u_ld</twDest><twTotPathDel>14.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[3].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[29].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[3].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[3].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.893</twDelInfo><twComp>u_labtop/LAB[3].u_ram/dat_out&lt;1&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u_labtop/ram_dat&lt;3&gt;&lt;29&gt;</twComp><twBEL>u_labtop/LAB[3].u_ram/Mmux_dat_muxed662</twBEL><twBEL>u_labtop/LAB[3].u_ram/Mmux_dat_muxed66_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_labtop/ram_dat&lt;3&gt;&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_321</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>lab_dat&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;29&gt;1</twBEL></twPathDel><twPathDel><twSite>U21.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.624</twDelInfo><twComp>u_mess/ldo_in_mux&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>U21.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;29&gt;</twComp><twBEL>u_mess/LDBUF[29].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>9.012</twRouteDel><twTotDel>14.641</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[18].u_ld (AB14.O1), 33 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="RAM">u_labtop/LAB[1].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[18].u_ld</twDest><twTotPathDel>14.610</twTotPathDel><twClkSkew dest = "0.815" src = "0.917">0.102</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[1].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[18].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X1Y5.DOB18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[1].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[1].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.701</twDelInfo><twComp>u_labtop/LAB[1].u_ram/dat_out&lt;1&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y25.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;18&gt;</twComp><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed302</twBEL><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed30_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_49</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_mess/ldo_in_mux&lt;9&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>AB14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u_mess/ldo_in_mux&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>AB14.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;18&gt;</twComp><twBEL>u_mess/LDBUF[18].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>8.981</twRouteDel><twTotDel>14.610</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="RAM">u_labtop/LAB[1].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[18].u_ld</twDest><twTotPathDel>14.082</twTotPathDel><twClkSkew dest = "0.815" src = "0.917">0.102</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[1].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[18].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X1Y5.DOB18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[1].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[1].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.173</twDelInfo><twComp>u_labtop/LAB[1].u_ram/dat_out&lt;1&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y25.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;18&gt;</twComp><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed301</twBEL><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed30_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_49</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_mess/ldo_in_mux&lt;9&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>AB14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u_mess/ldo_in_mux&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>AB14.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;18&gt;</twComp><twBEL>u_mess/LDBUF[18].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>8.453</twRouteDel><twTotDel>14.082</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.874</twSlack><twSrc BELType="RAM">u_labtop/LAB[2].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[18].u_ld</twDest><twTotPathDel>13.977</twTotPathDel><twClkSkew dest = "0.955" src = "1.104">0.149</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u_labtop/LAB[2].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[18].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOB18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[2].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[2].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.782</twDelInfo><twComp>u_labtop/LAB[2].u_ram/dat_out&lt;1&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y27.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;18&gt;</twComp><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed302</twBEL><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed30_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_39</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>lab_dat&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_mess/ldo_in_mux&lt;9&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>AB14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u_mess/ldo_in_mux&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>AB14.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;18&gt;</twComp><twBEL>u_mess/LDBUF[18].u_ld</twBEL></twPathDel><twLogDel>5.572</twLogDel><twRouteDel>8.405</twRouteDel><twTotDel>13.977</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[7].u_ld (U17.O1), 33 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="RAM">u_labtop/LAB[1].u_ram/bram_C.B</twSrc><twDest BELType="FF">u_mess/LDBUF[7].u_ld</twDest><twTotPathDel>14.576</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>u_labtop/LAB[1].u_ram/bram_C.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[7].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y3.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X1Y3.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[1].u_ram/bram_C</twComp><twBEL>u_labtop/LAB[1].u_ram/bram_C.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.233</twDelInfo><twComp>u_labtop/LAB[1].u_ram/dat_out&lt;2&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;7&gt;</twComp><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed901</twBEL><twBEL>u_labtop/LAB[1].u_ram/Mmux_dat_muxed90_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_labtop/ram_dat&lt;1&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_429</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>U17.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>U17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;7&gt;</twComp><twBEL>u_mess/LDBUF[7].u_ld</twBEL></twPathDel><twLogDel>5.629</twLogDel><twRouteDel>8.947</twRouteDel><twTotDel>14.576</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.005</twSlack><twSrc BELType="RAM">u_labtop/LAB[2].u_ram/bram_B.B</twSrc><twDest BELType="FF">u_mess/LDBUF[7].u_ld</twDest><twTotPathDel>13.848</twTotPathDel><twClkSkew dest = "0.957" src = "1.104">0.147</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>u_labtop/LAB[2].u_ram/bram_B.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[7].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[2].u_ram/bram_B</twComp><twBEL>u_labtop/LAB[2].u_ram/bram_B.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y28.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>u_labtop/LAB[2].u_ram/dat_out&lt;1&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y28.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;7&gt;</twComp><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed902</twBEL><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed90_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_329</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>U17.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>U17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;7&gt;</twComp><twBEL>u_mess/LDBUF[7].u_ld</twBEL></twPathDel><twLogDel>5.686</twLogDel><twRouteDel>8.162</twRouteDel><twTotDel>13.848</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.073</twSlack><twSrc BELType="RAM">u_labtop/LAB[2].u_ram/bram_C.B</twSrc><twDest BELType="FF">u_mess/LDBUF[7].u_ld</twDest><twTotPathDel>13.892</twTotPathDel><twClkSkew dest = "0.957" src = "0.992">0.035</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>u_labtop/LAB[2].u_ram/bram_C.B</twSrc><twDest BELType='FF'>u_mess/LDBUF[7].u_ld</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>u_labtop/LAB[2].u_ram/bram_C</twComp><twBEL>u_labtop/LAB[2].u_ram/bram_C.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y28.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>u_labtop/LAB[2].u_ram/dat_out&lt;2&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y28.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;7&gt;</twComp><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed901</twBEL><twBEL>u_labtop/LAB[2].u_ram/Mmux_dat_muxed90_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>u_labtop/ram_dat&lt;2&gt;&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp><twBEL>u_labtop/Mmux_dat_o_329</twBEL><twBEL>u_labtop/Mmux_dat_o_2_f5_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>lab_dat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>U17.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>u_mess/ldo_in_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>U17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;7&gt;</twComp><twBEL>u_mess/LDBUF[7].u_ld</twBEL></twPathDel><twLogDel>5.686</twLogDel><twRouteDel>8.206</twRouteDel><twTotDel>13.892</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dacs/dac_storage&lt;3&gt;_1_3 (SLICE_X124Y0.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.567</twSlack><twSrc BELType="FF">u_mess/ldi_q_3</twSrc><twDest BELType="FF">u_dacs/dac_storage&lt;3&gt;_1_3</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew dest = "0.543" src = "0.626">0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_mess/ldi_q_3</twSrc><twDest BELType='FF'>u_dacs/dac_storage&lt;3&gt;_1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>V18.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>V18.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>LD&lt;3&gt;</twComp><twBEL>u_mess/ldi_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y0.BY</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>u_mess/ldi_q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_dacs/dac_storage&lt;3&gt;_1_3</twComp><twBEL>u_dacs/dac_storage&lt;3&gt;_1_3</twBEL></twPathDel><twLogDel>-0.030</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>-6.2</twPctLog><twPctRoute>106.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/u_receiver/shift_in_19 (SLICE_X123Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">u_mess/u_receiver/shift_in_20</twSrc><twDest BELType="FF">u_mess/u_receiver/shift_in_19</twDest><twTotPathDel>0.798</twTotPathDel><twClkSkew dest = "0.177" src = "0.105">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_mess/u_receiver/shift_in_20</twSrc><twDest BELType='FF'>u_mess/u_receiver/shift_in_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X123Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_mess/u_receiver/shift_in&lt;20&gt;</twComp><twBEL>u_mess/u_receiver/shift_in_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>u_mess/u_receiver/shift_in&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_mess/u_receiver/shift_in&lt;19&gt;</twComp><twBEL>u_mess/u_receiver/shift_in_19</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>0.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[9].U_IREG (SLICE_X28Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.740</twSlack><twSrc BELType="FF">u_ila/U0/I_TQ0.G_TW[9].U_TQ</twSrc><twDest BELType="FF">u_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[9].U_IREG</twDest><twTotPathDel>0.818</twTotPathDel><twClkSkew dest = "0.452" src = "0.374">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_ila/U0/I_TQ0.G_TW[9].U_TQ</twSrc><twDest BELType='FF'>u_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[9].U_IREG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X31Y86.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>u_ila/U0/I_TQ0.G_TW[9].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.525</twDelInfo><twComp>u_ila/U0/iTRIG_IN&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;9&gt;</twComp><twBEL>u_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[9].U_IREG</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>0.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="u_scalers/clk33_i"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="u_scalers/clk33_i"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tdcmpps" slack="24.013" period="30.000" constraintValue="30.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/PSCLK" logResource="u_infrastructure/u_clk125/DCM_INST/PSCLK" locationPin="DCM_X1Y1.PSCLK" clockNet="u_scalers/clk33_i"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from  NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;  divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS  </twConstName><twItemCnt>936</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>576</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.183</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E (SLICE_X72Y125.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.817</twSlack><twSrc BELType="FF">u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType="FF">u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twTotPathDel>8.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType='FF'>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X74Y124.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y125.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">7.024</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y125.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[5].u_scaler_100Mhz/L0_SCALER_LOOP[1].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>7.024</twRouteDel><twTotDel>8.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[0].u_test/u_wclk/FF1 (C7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.887</twSlack><twSrc BELType="FF">u_labtop/LAB[0].u_test/clock_reset</twSrc><twDest BELType="FF">u_labtop/LAB[0].u_test/u_wclk/FF1</twDest><twTotPathDel>3.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_labtop/LAB[0].u_test/clock_reset</twSrc><twDest BELType='FF'>u_labtop/LAB[0].u_test/u_wclk/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y158.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_labtop/LAB[0].u_test/clock_reset</twComp><twBEL>u_labtop/LAB[0].u_test/clock_reset</twBEL></twPathDel><twPathDel><twSite>C7.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>u_labtop/LAB[0].u_test/clock_reset</twComp></twPathDel><twPathDel><twSite>C7.OTCLK2</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>A_GCK</twComp><twBEL>u_labtop/LAB[0].u_test/u_wclk/FF1</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>3.113</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">clk100</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[3].u_readout_sync/Mshreg_SyncB_clkA_1/SRL16E (SLICE_X44Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.058</twSlack><twSrc BELType="FF">u_labtop/LAB[3].u_readout_sync/SyncA_clkB_1</twSrc><twDest BELType="FF">u_labtop/LAB[3].u_readout_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twTotPathDel>7.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_labtop/LAB[3].u_readout_sync/SyncA_clkB_1</twSrc><twDest BELType='FF'>u_labtop/LAB[3].u_readout_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X44Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_labtop/LAB[3].u_readout_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_labtop/LAB[3].u_readout_sync/SyncA_clkB_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">6.783</twDelInfo><twComp>u_labtop/LAB[3].u_readout_sync/SyncA_clkB&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y10.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>u_labtop/LAB[3].u_readout_sync/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_labtop/LAB[3].u_readout_sync/Mshreg_SyncB_clkA_1/SRL16E</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>6.783</twRouteDel><twTotDel>7.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from
 NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
 divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E (SLICE_X72Y100.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.654</twSlack><twSrc BELType="FF">u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType="FF">u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew dest = "3.734" src = "1.021">-2.713</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType='FF'>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X72Y101.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y100.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">2.509</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y100.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[7].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[0].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E (SLICE_X24Y96.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.692</twSlack><twSrc BELType="FF">u_labtop/LAB[0].u_read_done_sync/FlagToggle_clkA</twSrc><twDest BELType="FF">u_labtop/LAB[0].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twDest><twTotPathDel>3.424</twTotPathDel><twClkSkew dest = "3.561" src = "0.829">-2.732</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_labtop/LAB[0].u_read_done_sync/FlagToggle_clkA</twSrc><twDest BELType='FF'>u_labtop/LAB[0].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X26Y96.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_labtop/LAB[0].u_read_done_sync/FlagToggle_clkA</twComp><twBEL>u_labtop/LAB[0].u_read_done_sync/FlagToggle_clkA</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y96.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.566</twDelInfo><twComp>u_labtop/LAB[0].u_read_done_sync/FlagToggle_clkA</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y96.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_labtop/LAB[0].u_read_done_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_labtop/LAB[0].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>3.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E (SLICE_X72Y99.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.779</twSlack><twSrc BELType="FF">u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType="FF">u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twTotPathDel>3.489</twTotPathDel><twClkSkew dest = "3.689" src = "0.979">-2.710</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType='FF'>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X72Y98.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y99.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">2.631</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y99.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[8].u_scaler_100Mhz/L0_SCALER_LOOP[0].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from
 NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
 divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tdcmpfx" slack="5.239" period="10.000" constraintValue="10.000" deviceLimit="4.761" freqLimit="210.040" physResource="u_infrastructure/u_clk100/DCM_INST/CLKFX" logResource="u_infrastructure/u_clk100/DCM_INST/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="u_infrastructure/u_clk100/CLKFX_BUF"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Tcl" slack="8.428" period="10.000" constraintValue="5.000" deviceLimit="0.786" physResource="u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_abcd&lt;0&gt;/CLK" logResource="u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_abcd_0/CK" locationPin="SLICE_X50Y107.CLK" clockNet="clk100"/><twPinLimit anchorID="52" type="MINHIGHPULSE" name="Tch" slack="8.428" period="10.000" constraintValue="5.000" deviceLimit="0.786" physResource="u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_abcd&lt;0&gt;/CLK" logResource="u_trigger/u_scalers/L0_SCALERS[9].u_scaler_100Mhz/pulse_abcd_0/CK" locationPin="SLICE_X50Y107.CLK" clockNet="clk100"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tdcmpc" slack="2.013" period="8.000" constraintValue="8.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="u_infrastructure/clk125_o"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tdcmpco" slack="2.013" period="8.000" constraintValue="8.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/CLK0" logResource="u_infrastructure/u_clk125/DCM_INST/CLK0" locationPin="DCM_X1Y1.CLK0" clockNet="u_infrastructure/u_clk125/CLK0_BUF"/><twPinLimit anchorID="57" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="3.200" period="8.000" constraintValue="4.000" deviceLimit="2.400" physResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="u_infrastructure/clk125_o"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from  NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;  divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS  </twConstName><twItemCnt>176</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>142</twEndPtCnt><twPathErrCnt>10</twPathErrCnt><twMinPer>5.525</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/L2_1 (H22.OCE), 4 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.525</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L1_top_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_1</twDest><twTotPathDel>5.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L1_top_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X107Y122.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L1_top&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L1_top_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y116.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>u_trigger/u_trig_phi0/L1_top&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[1].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_1_or00001</twBEL></twPathDel><twPathDel><twSite>H22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>H22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;2&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_1</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>5.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.055</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L2_bot_mid_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_1</twDest><twTotPathDel>5.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L2_bot_mid_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X106Y123.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_bot_mid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y116.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[1].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_1_or00001</twBEL></twPathDel><twPathDel><twSite>H22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>H22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;2&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_1</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>5.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.828</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_1_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_1</twDest><twTotPathDel>4.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_1_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X107Y123.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_1&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y116.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[1].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_1_or00001</twBEL></twPathDel><twPathDel><twSite>H22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>H22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;2&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_1</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>4.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/L2_0 (G22.OCE), 4 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.043</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_0_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_0</twDest><twTotPathDel>5.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_0_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X104Y122.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_0&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y113.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_0_or00001</twBEL></twPathDel><twPathDel><twSite>G22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>G22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_0</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>5.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.666</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_0_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_0</twDest><twTotPathDel>4.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_0_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X112Y114.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_0&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y113.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_0_or00001</twBEL></twPathDel><twPathDel><twSite>G22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>G22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_0</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>2.793</twRouteDel><twTotDel>4.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.059</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L1_top_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_0</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L1_top_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X113Y114.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L1_top&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L1_top_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>u_trigger/u_trig_phi0/L1_top&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_0</twComp><twBEL>u_trigger/u_trig_phi0/L2_all_0_or00001</twBEL></twPathDel><twPathDel><twSite>G22.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_all&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>G22.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>L1_P&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_0</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA (SLICE_X117Y110.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.497</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_2</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.589" src = "0.623">0.034</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_2</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X125Y107.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_2</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y110.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].L2_reset_sr_2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twTotPathDel>3.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X117Y110.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y110.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>3.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.606</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twTotPathDel>3.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X116Y111.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y110.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/SyncB_clkA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twComp><twBEL>u_trigger/u_trig_phi0/L2_PHI[0].u_L2_scaler/FlagToggle_clkA</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>3.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from
 NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;
 divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/bot_top_sr_0_2 (SLICE_X105Y124.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_0_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_0_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_0_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X104Y125.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_0&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y124.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y124.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_0&lt;2&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_0_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/bot_top_sr_1_1 (SLICE_X108Y123.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_1_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/bot_top_sr_1_1</twDest><twTotPathDel>0.850</twTotPathDel><twClkSkew dest = "0.381" src = "0.364">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_1_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/bot_top_sr_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X107Y123.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_1&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y123.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y123.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_trigger/u_trig_phi0/bot_top_sr_1&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/bot_top_sr_1_1</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/mid_top_sr_1_2 (SLICE_X105Y123.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_1_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_1_2</twDest><twTotPathDel>0.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_1_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X104Y123.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y123.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.534</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y123.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;2&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_1_2</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from
 NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;
 divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS 
</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Tdcmpco" slack="1.007" period="4.000" constraintValue="4.000" deviceLimit="2.993" freqLimit="334.113" physResource="u_infrastructure/u_clk125/DCM_INST/CLK2X" logResource="u_infrastructure/u_clk125/DCM_INST/CLK2X" locationPin="DCM_X1Y1.CLK2X" clockNet="u_infrastructure/u_clk125/CLK2X_BUF"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tcl" slack="2.428" period="4.000" constraintValue="2.000" deviceLimit="0.786" physResource="u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;/CLK" logResource="u_trigger/u_trig_phi0/L2_bot_mid_1/CK" locationPin="SLICE_X106Y123.CLK" clockNet="clk250"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tch" slack="2.428" period="4.000" constraintValue="2.000" deviceLimit="0.786" physResource="u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;/CLK" logResource="u_trigger/u_trig_phi0/L2_bot_mid_1/CK" locationPin="SLICE_X106Y123.CLK" clockNet="clk250"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_LABA = MAXDELAY FROM TIMEGRP &quot;HOLDA&quot; TO TIMEGRP &quot;NRUNA&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.685</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point A_NRUN (D9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.015</twSlack><twSrc BELType="PAD">HOLD_P&lt;0&gt;</twSrc><twDest BELType="PAD">A_NRUN</twDest><twTotPathDel>9.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;0&gt;</twSrc><twDest BELType='PAD'>A_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J19.PAD</twSrcSite><twPathDel><twSite>J19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;0&gt;</twComp><twBEL>HOLD_P&lt;0&gt;</twBEL><twBEL>u_infrastructure/LAB[0].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>D9.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.879</twDelInfo><twComp>HOLD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>A_NRUN</twComp><twBEL>A_NRUN_OBUF</twBEL><twBEL>A_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.879</twRouteDel><twTotDel>9.685</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABA = MAXDELAY FROM TIMEGRP &quot;HOLDA&quot; TO TIMEGRP &quot;NRUNA&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point A_NRUN (D9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMinDelay" ><twTotDel>7.897</twTotDel><twSrc BELType="PAD">HOLD_P&lt;0&gt;</twSrc><twDest BELType="PAD">A_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.897</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;0&gt;</twSrc><twDest BELType='PAD'>A_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J19.PAD</twSrcSite><twPathDel><twSite>J19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;0&gt;</twComp><twBEL>HOLD_P&lt;0&gt;</twBEL><twBEL>u_infrastructure/LAB[0].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>D9.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.703</twDelInfo><twComp>HOLD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>A_NRUN</twComp><twBEL>A_NRUN_OBUF</twBEL><twBEL>A_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.703</twRouteDel><twTotDel>7.897</twTotDel><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="92" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_LABB = MAXDELAY FROM TIMEGRP &quot;HOLDB&quot; TO TIMEGRP &quot;NRUNB&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.476</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point B_NRUN (F5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>0.224</twSlack><twSrc BELType="PAD">HOLD_P&lt;1&gt;</twSrc><twDest BELType="PAD">B_NRUN</twDest><twTotPathDel>9.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;1&gt;</twSrc><twDest BELType='PAD'>B_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J22.PAD</twSrcSite><twPathDel><twSite>J22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;1&gt;</twComp><twBEL>HOLD_P&lt;1&gt;</twBEL><twBEL>u_infrastructure/LAB[1].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>F5.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.670</twDelInfo><twComp>HOLD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>B_NRUN</twComp><twBEL>B_NRUN_OBUF</twBEL><twBEL>B_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.670</twRouteDel><twTotDel>9.476</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABB = MAXDELAY FROM TIMEGRP &quot;HOLDB&quot; TO TIMEGRP &quot;NRUNB&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point B_NRUN (F5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMinDelay" ><twTotDel>7.730</twTotDel><twSrc BELType="PAD">HOLD_P&lt;1&gt;</twSrc><twDest BELType="PAD">B_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.730</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;1&gt;</twSrc><twDest BELType='PAD'>B_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J22.PAD</twSrcSite><twPathDel><twSite>J22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;1&gt;</twComp><twBEL>HOLD_P&lt;1&gt;</twBEL><twBEL>u_infrastructure/LAB[1].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>F5.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.536</twDelInfo><twComp>HOLD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>B_NRUN</twComp><twBEL>B_NRUN_OBUF</twBEL><twBEL>B_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.536</twRouteDel><twTotDel>7.730</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_LABC = MAXDELAY FROM TIMEGRP &quot;HOLDC&quot; TO TIMEGRP &quot;NRUNC&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.612</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point C_NRUN (N4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>0.088</twSlack><twSrc BELType="PAD">HOLD_P&lt;2&gt;</twSrc><twDest BELType="PAD">C_NRUN</twDest><twTotPathDel>9.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;2&gt;</twSrc><twDest BELType='PAD'>C_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K18.PAD</twSrcSite><twPathDel><twSite>K18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;2&gt;</twComp><twBEL>HOLD_P&lt;2&gt;</twBEL><twBEL>u_infrastructure/LAB[2].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>N4.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.806</twDelInfo><twComp>HOLD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>N4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>C_NRUN</twComp><twBEL>C_NRUN_OBUF</twBEL><twBEL>C_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.806</twRouteDel><twTotDel>9.612</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABC = MAXDELAY FROM TIMEGRP &quot;HOLDC&quot; TO TIMEGRP &quot;NRUNC&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point C_NRUN (N4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>7.839</twTotDel><twSrc BELType="PAD">HOLD_P&lt;2&gt;</twSrc><twDest BELType="PAD">C_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.839</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;2&gt;</twSrc><twDest BELType='PAD'>C_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K18.PAD</twSrcSite><twPathDel><twSite>K18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;2&gt;</twComp><twBEL>HOLD_P&lt;2&gt;</twBEL><twBEL>u_infrastructure/LAB[2].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>N4.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.645</twDelInfo><twComp>HOLD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>N4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>C_NRUN</twComp><twBEL>C_NRUN_OBUF</twBEL><twBEL>C_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.645</twRouteDel><twTotDel>7.839</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="102" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_LABD = MAXDELAY FROM TIMEGRP &quot;HOLDD&quot; TO TIMEGRP &quot;NRUND&quot; 10.8 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>10.793</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point D_NRUN (AA4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.007</twSlack><twSrc BELType="PAD">HOLD_P&lt;3&gt;</twSrc><twDest BELType="PAD">D_NRUN</twDest><twTotPathDel>10.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.800</twDelConst><twDetPath maxSiteLen="7"><twSrc BELType='PAD'>HOLD_P&lt;3&gt;</twSrc><twDest BELType='PAD'>D_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K20.PAD</twSrcSite><twPathDel><twSite>K20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;3&gt;</twComp><twBEL>HOLD_P&lt;3&gt;</twBEL><twBEL>u_infrastructure/LAB[3].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>AA4.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.987</twDelInfo><twComp>HOLD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AA4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>D_NRUN</twComp><twBEL>D_NRUN_OBUF</twBEL><twBEL>D_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>6.987</twRouteDel><twTotDel>10.793</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABD = MAXDELAY FROM TIMEGRP &quot;HOLDD&quot; TO TIMEGRP &quot;NRUND&quot; 10.8 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point D_NRUN (AA4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMinDelay" ><twTotDel>8.784</twTotDel><twSrc BELType="PAD">HOLD_P&lt;3&gt;</twSrc><twDest BELType="PAD">D_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>8.784</twTotPathDel><twDetPath maxSiteLen="7"><twSrc BELType='PAD'>HOLD_P&lt;3&gt;</twSrc><twDest BELType='PAD'>D_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K20.PAD</twSrcSite><twPathDel><twSite>K20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;3&gt;</twComp><twBEL>HOLD_P&lt;3&gt;</twBEL><twBEL>u_infrastructure/LAB[3].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>AA4.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.590</twDelInfo><twComp>HOLD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AA4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>D_NRUN</twComp><twBEL>D_NRUN_OBUF</twBEL><twBEL>D_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>5.590</twRouteDel><twTotDel>8.784</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="BCLKO_IBUFG" fullName="NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="29.710" actualRollup="24.549" errors="0" errorRollup="0" items="51394" itemsRollup="936"/><twConstRollup name="u_infrastructure/u_clk100/CLKFX_BUF" fullName="PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from  NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;  divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="8.183" actualRollup="N/A" errors="0" errorRollup="0" items="936" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="108"><twConstRollup name="u_infrastructure/clk125_to_bufg" fullName="NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.987" actualRollup="11.050" errors="0" errorRollup="4" items="0" itemsRollup="176"/><twConstRollup name="u_infrastructure/u_clk125/CLK2X_BUF" fullName="PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from  NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;  divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS  " type="child" depth="1" requirement="4.000" prefType="period" actual="5.525" actualRollup="N/A" errors="4" errorRollup="0" items="176" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="109">1</twUnmetConstCnt><twDataSheet anchorID="110" twNameLen="15"><twClk2SUList anchorID="111" twDestWidth="5"><twDest>BCLKO</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseRise>17.823</twRiseRise><twRiseFall>14.855</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="112" twDestWidth="8"><twDest>CLK125_N</twDest><twClk2SU><twSrc>CLK125_N</twSrc><twRiseRise>5.525</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK125_P</twSrc><twRiseRise>5.525</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="113" twDestWidth="8"><twDest>CLK125_P</twDest><twClk2SU><twSrc>CLK125_N</twSrc><twRiseRise>5.525</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK125_P</twSrc><twRiseRise>5.525</twRiseRise></twClk2SU></twClk2SUList><twPad2PadList anchorID="114" twSrcWidth="9" twDestWidth="6"><twPad2Pad><twSrc>HOLD_P&lt;0&gt;</twSrc><twDest>A_NRUN</twDest><twDel>9.685</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;1&gt;</twSrc><twDest>B_NRUN</twDest><twDel>9.476</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;2&gt;</twSrc><twDest>C_NRUN</twDest><twDel>9.612</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;3&gt;</twSrc><twDest>D_NRUN</twDest><twDel>10.793</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="115"><twErrCnt>4</twErrCnt><twScore>3228</twScore><twSetupScore>3228</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>52510</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18895</twConnCnt></twConstCov><twStats anchorID="116"><twMinPer>29.710</twMinPer><twFootnote number="1" /><twMaxFreq>33.659</twMaxFreq><twMaxFromToDel>10.793</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jul 19 17:56:49 2016 </twTimestamp></twFoot><twClientInfo anchorID="117"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 263 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
