Classic Timing Analyzer report for Block1
Tue Jan 16 11:16:28 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.100 ns                                       ; J     ; inst  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.805 ns                                       ; inst7 ; Q3    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.642 ns                                      ; K     ; inst7 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst6 ; inst6 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst6 ; inst6 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst  ; inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst7 ; inst7 ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 4.100 ns   ; J    ; inst  ; CLK      ;
; N/A   ; None         ; 3.161 ns   ; J    ; inst6 ; CLK      ;
; N/A   ; None         ; 2.961 ns   ; K    ; inst  ; CLK      ;
; N/A   ; None         ; 2.279 ns   ; J    ; inst7 ; CLK      ;
; N/A   ; None         ; 2.010 ns   ; K    ; inst6 ; CLK      ;
; N/A   ; None         ; 0.881 ns   ; K    ; inst7 ; CLK      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 6.805 ns   ; inst7 ; Q3 ; CLK        ;
; N/A   ; None         ; 6.671 ns   ; inst  ; Q1 ; CLK        ;
; N/A   ; None         ; 5.784 ns   ; inst6 ; Q2 ; CLK        ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.642 ns ; K    ; inst7 ; CLK      ;
; N/A           ; None        ; -1.771 ns ; K    ; inst6 ; CLK      ;
; N/A           ; None        ; -2.040 ns ; J    ; inst7 ; CLK      ;
; N/A           ; None        ; -2.722 ns ; K    ; inst  ; CLK      ;
; N/A           ; None        ; -2.922 ns ; J    ; inst6 ; CLK      ;
; N/A           ; None        ; -3.861 ns ; J    ; inst  ; CLK      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Jan 16 11:16:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst6" as buffer
    Info: Detected ripple clock "inst" as buffer
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "inst6" and destination register "inst6"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'inst6~13'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.183 ns
                Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
                Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.183 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
                Info: Total cell delay = 2.129 ns ( 66.89 % )
                Info: Total interconnect delay = 1.054 ns ( 33.11 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.183 ns
                Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
                Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.183 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
                Info: Total cell delay = 2.129 ns ( 66.89 % )
                Info: Total interconnect delay = 1.054 ns ( 33.11 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "inst" (data pin = "J", clock pin = "CLK") is 4.100 ns
    Info: + Longest pin to register delay is 6.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 3; PIN Node = 'J'
        Info: 2: + IC(5.274 ns) + CELL(0.053 ns) = 6.099 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 1; COMB Node = 'inst~13'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.254 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
        Info: Total cell delay = 0.980 ns ( 15.67 % )
        Info: Total interconnect delay = 5.274 ns ( 84.33 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.827 ns) + CELL(0.618 ns) = 2.244 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
        Info: Total cell delay = 1.417 ns ( 63.15 % )
        Info: Total interconnect delay = 0.827 ns ( 36.85 % )
Info: tco from clock "CLK" to destination pin "Q3" through register "inst7" is 6.805 ns
    Info: + Longest clock path from clock "CLK" to source register is 4.228 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
        Info: 3: + IC(0.227 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
        Info: 4: + IC(0.333 ns) + CELL(0.618 ns) = 4.228 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'
        Info: Total cell delay = 2.841 ns ( 67.19 % )
        Info: Total interconnect delay = 1.387 ns ( 32.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'
        Info: 2: + IC(0.495 ns) + CELL(1.988 ns) = 2.483 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 1.988 ns ( 80.06 % )
        Info: Total interconnect delay = 0.495 ns ( 19.94 % )
Info: th for register "inst7" (data pin = "K", clock pin = "CLK") is -0.642 ns
    Info: + Longest clock path from clock "CLK" to destination register is 4.228 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'
        Info: 3: + IC(0.227 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'
        Info: 4: + IC(0.333 ns) + CELL(0.618 ns) = 4.228 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'
        Info: Total cell delay = 2.841 ns ( 67.19 % )
        Info: Total interconnect delay = 1.387 ns ( 32.81 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'K'
        Info: 2: + IC(3.773 ns) + CELL(0.272 ns) = 4.864 ns; Loc. = LCCOMB_X19_Y26_N16; Fanout = 1; COMB Node = 'inst7~13'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.019 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'
        Info: Total cell delay = 1.246 ns ( 24.83 % )
        Info: Total interconnect delay = 3.773 ns ( 75.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Tue Jan 16 11:16:29 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


