0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/Dual_port_ram_jk/Dual_port_ram_jk.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/Dual_port_ram_jk/Dual_port_ram_jk.srcs/sources_1/new/Dual_port_ram_jk.v,1730739437,verilog,,,,Dual_port_ram_jk,,,,,,,,
