#
                # Automatically generated file. DO NOT EDIT.
                # Espressif IoT Development Framework (ESP-IDF) Configuration cmake include file
                #
set(CONFIG_SOC_CAPS_ECO_VER_MAX "301")
set(CONFIG_SOC_ADC_SUPPORTED "y")
set(CONFIG_SOC_DAC_SUPPORTED "y")
set(CONFIG_SOC_UART_SUPPORTED "y")
set(CONFIG_SOC_MCPWM_SUPPORTED "y")
set(CONFIG_SOC_GPTIMER_SUPPORTED "y")
set(CONFIG_SOC_SDMMC_HOST_SUPPORTED "y")
set(CONFIG_SOC_BT_SUPPORTED "y")
set(CONFIG_SOC_PCNT_SUPPORTED "y")
set(CONFIG_SOC_PHY_SUPPORTED "y")
set(CONFIG_SOC_WIFI_SUPPORTED "y")
set(CONFIG_SOC_SDIO_SLAVE_SUPPORTED "y")
set(CONFIG_SOC_TWAI_SUPPORTED "y")
set(CONFIG_SOC_EFUSE_SUPPORTED "y")
set(CONFIG_SOC_EMAC_SUPPORTED "y")
set(CONFIG_SOC_ULP_SUPPORTED "y")
set(CONFIG_SOC_CCOMP_TIMER_SUPPORTED "y")
set(CONFIG_SOC_RTC_FAST_MEM_SUPPORTED "y")
set(CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED "y")
set(CONFIG_SOC_RTC_MEM_SUPPORTED "y")
set(CONFIG_SOC_I2S_SUPPORTED "y")
set(CONFIG_SOC_RMT_SUPPORTED "y")
set(CONFIG_SOC_SDM_SUPPORTED "y")
set(CONFIG_SOC_GPSPI_SUPPORTED "y")
set(CONFIG_SOC_LEDC_SUPPORTED "y")
set(CONFIG_SOC_I2C_SUPPORTED "y")
set(CONFIG_SOC_SUPPORT_COEXISTENCE "y")
set(CONFIG_SOC_AES_SUPPORTED "y")
set(CONFIG_SOC_MPI_SUPPORTED "y")
set(CONFIG_SOC_SHA_SUPPORTED "y")
set(CONFIG_SOC_FLASH_ENC_SUPPORTED "y")
set(CONFIG_SOC_SECURE_BOOT_SUPPORTED "y")
set(CONFIG_SOC_TOUCH_SENSOR_SUPPORTED "y")
set(CONFIG_SOC_BOD_SUPPORTED "y")
set(CONFIG_SOC_ULP_FSM_SUPPORTED "y")
set(CONFIG_SOC_CLK_TREE_SUPPORTED "y")
set(CONFIG_SOC_MPU_SUPPORTED "y")
set(CONFIG_SOC_WDT_SUPPORTED "y")
set(CONFIG_SOC_SPI_FLASH_SUPPORTED "y")
set(CONFIG_SOC_RNG_SUPPORTED "y")
set(CONFIG_SOC_LIGHT_SLEEP_SUPPORTED "y")
set(CONFIG_SOC_DEEP_SLEEP_SUPPORTED "y")
set(CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT "y")
set(CONFIG_SOC_PM_SUPPORTED "y")
set(CONFIG_SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL "5")
set(CONFIG_SOC_XTAL_SUPPORT_26M "y")
set(CONFIG_SOC_XTAL_SUPPORT_40M "y")
set(CONFIG_SOC_XTAL_SUPPORT_AUTO_DETECT "y")
set(CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED "y")
set(CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED "y")
set(CONFIG_SOC_ADC_DMA_SUPPORTED "y")
set(CONFIG_SOC_ADC_PERIPH_NUM "2")
set(CONFIG_SOC_ADC_MAX_CHANNEL_NUM "10")
set(CONFIG_SOC_ADC_ATTEN_NUM "4")
set(CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM "2")
set(CONFIG_SOC_ADC_PATT_LEN_MAX "16")
set(CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH "9")
set(CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH "12")
set(CONFIG_SOC_ADC_DIGI_RESULT_BYTES "2")
set(CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV "4")
set(CONFIG_SOC_ADC_DIGI_MONITOR_NUM "0")
set(CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH "2")
set(CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW "20")
set(CONFIG_SOC_ADC_RTC_MIN_BITWIDTH "9")
set(CONFIG_SOC_ADC_RTC_MAX_BITWIDTH "12")
set(CONFIG_SOC_ADC_SHARED_POWER "y")
set(CONFIG_SOC_BROWNOUT_RESET_SUPPORTED "y")
set(CONFIG_SOC_SHARED_IDCACHE_SUPPORTED "y")
set(CONFIG_SOC_IDCACHE_PER_CORE "y")
set(CONFIG_SOC_CPU_CORES_NUM "2")
set(CONFIG_SOC_CPU_INTR_NUM "32")
set(CONFIG_SOC_CPU_HAS_FPU "y")
set(CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES "y")
set(CONFIG_SOC_CPU_BREAKPOINTS_NUM "2")
set(CONFIG_SOC_CPU_WATCHPOINTS_NUM "2")
set(CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE "0x40")
set(CONFIG_SOC_DAC_CHAN_NUM "2")
set(CONFIG_SOC_DAC_RESOLUTION "8")
set(CONFIG_SOC_DAC_DMA_16BIT_ALIGN "y")
set(CONFIG_SOC_GPIO_PORT "1")
set(CONFIG_SOC_GPIO_PIN_COUNT "40")
set(CONFIG_SOC_GPIO_VALID_GPIO_MASK "0xffffffffff")
set(CONFIG_SOC_GPIO_IN_RANGE_MAX "39")
set(CONFIG_SOC_GPIO_OUT_RANGE_MAX "33")
set(CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK "0xef0fea")
set(CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX "y")
set(CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM "3")
set(CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP "y")
set(CONFIG_SOC_I2C_NUM "2")
set(CONFIG_SOC_HP_I2C_NUM "2")
set(CONFIG_SOC_I2C_FIFO_LEN "32")
set(CONFIG_SOC_I2C_CMD_REG_NUM "16")
set(CONFIG_SOC_I2C_SUPPORT_SLAVE "y")
set(CONFIG_SOC_I2C_SUPPORT_APB "y")
set(CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR "y")
set(CONFIG_SOC_I2C_STOP_INDEPENDENT "y")
set(CONFIG_SOC_I2S_NUM "2")
set(CONFIG_SOC_I2S_HW_VERSION_1 "y")
set(CONFIG_SOC_I2S_SUPPORTS_APLL "y")
set(CONFIG_SOC_I2S_SUPPORTS_PLL_F160M "y")
set(CONFIG_SOC_I2S_SUPPORTS_PDM "y")
set(CONFIG_SOC_I2S_SUPPORTS_PDM_TX "y")
set(CONFIG_SOC_I2S_SUPPORTS_PCM2PDM "y")
set(CONFIG_SOC_I2S_SUPPORTS_PDM_RX "y")
set(CONFIG_SOC_I2S_SUPPORTS_PDM2PCM "y")
set(CONFIG_SOC_I2S_PDM_MAX_TX_LINES "1")
set(CONFIG_SOC_I2S_PDM_MAX_RX_LINES "1")
set(CONFIG_SOC_I2S_SUPPORTS_ADC_DAC "y")
set(CONFIG_SOC_I2S_SUPPORTS_ADC "y")
set(CONFIG_SOC_I2S_SUPPORTS_DAC "y")
set(CONFIG_SOC_I2S_SUPPORTS_LCD_CAMERA "y")
set(CONFIG_SOC_I2S_MAX_DATA_WIDTH "24")
set(CONFIG_SOC_I2S_TRANS_SIZE_ALIGN_WORD "y")
set(CONFIG_SOC_I2S_LCD_I80_VARIANT "y")
set(CONFIG_SOC_LCD_I80_SUPPORTED "y")
set(CONFIG_SOC_LCD_I80_BUSES "2")
set(CONFIG_SOC_LCD_I80_BUS_WIDTH "24")
set(CONFIG_SOC_LEDC_HAS_TIMER_SPECIFIC_MUX "y")
set(CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK "y")
set(CONFIG_SOC_LEDC_SUPPORT_REF_TICK "y")
set(CONFIG_SOC_LEDC_SUPPORT_HS_MODE "y")
set(CONFIG_SOC_LEDC_TIMER_NUM "4")
set(CONFIG_SOC_LEDC_CHANNEL_NUM "8")
set(CONFIG_SOC_LEDC_TIMER_BIT_WIDTH "20")
set(CONFIG_SOC_MCPWM_GROUPS "2")
set(CONFIG_SOC_MCPWM_TIMERS_PER_GROUP "3")
set(CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP "3")
set(CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR "2")
set(CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR "2")
set(CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR "2")
set(CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP "3")
set(CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP "y")
set(CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER "3")
set(CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP "3")
set(CONFIG_SOC_MMU_PERIPH_NUM "2")
set(CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM "3")
set(CONFIG_SOC_MPU_MIN_REGION_SIZE "0x20000000")
set(CONFIG_SOC_MPU_REGIONS_MAX_NUM "8")
set(CONFIG_SOC_PCNT_GROUPS "1")
set(CONFIG_SOC_PCNT_UNITS_PER_GROUP "8")
set(CONFIG_SOC_PCNT_CHANNELS_PER_UNIT "2")
set(CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT "2")
set(CONFIG_SOC_RMT_GROUPS "1")
set(CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP "8")
set(CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP "8")
set(CONFIG_SOC_RMT_CHANNELS_PER_GROUP "8")
set(CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL "64")
set(CONFIG_SOC_RMT_SUPPORT_REF_TICK "y")
set(CONFIG_SOC_RMT_SUPPORT_APB "y")
set(CONFIG_SOC_RMT_CHANNEL_CLK_INDEPENDENT "y")
set(CONFIG_SOC_RTCIO_PIN_COUNT "18")
set(CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED "y")
set(CONFIG_SOC_RTCIO_HOLD_SUPPORTED "y")
set(CONFIG_SOC_RTCIO_WAKE_SUPPORTED "y")
set(CONFIG_SOC_SDM_GROUPS "1")
set(CONFIG_SOC_SDM_CHANNELS_PER_GROUP "8")
set(CONFIG_SOC_SDM_CLK_SUPPORT_APB "y")
set(CONFIG_SOC_SPI_HD_BOTH_INOUT_SUPPORTED "y")
set(CONFIG_SOC_SPI_AS_CS_SUPPORTED "y")
set(CONFIG_SOC_SPI_PERIPH_NUM "3")
set(CONFIG_SOC_SPI_DMA_CHAN_NUM "2")
set(CONFIG_SOC_SPI_MAX_CS_NUM "3")
set(CONFIG_SOC_SPI_SUPPORT_CLK_APB "y")
set(CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE "64")
set(CONFIG_SOC_SPI_MAX_PRE_DIVIDER "8192")
set(CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED "y")
set(CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED "y")
set(CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED "y")
set(CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED "y")
set(CONFIG_SOC_TIMER_GROUPS "2")
set(CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP "2")
set(CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH "64")
set(CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS "4")
set(CONFIG_SOC_TIMER_GROUP_SUPPORT_APB "y")
set(CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO "32")
set(CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI "16")
set(CONFIG_SOC_TOUCH_SENSOR_VERSION "1")
set(CONFIG_SOC_TOUCH_SENSOR_NUM "10")
set(CONFIG_SOC_TOUCH_MIN_CHAN_ID "0")
set(CONFIG_SOC_TOUCH_MAX_CHAN_ID "9")
set(CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP "y")
set(CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM "1")
set(CONFIG_SOC_TWAI_CONTROLLER_NUM "1")
set(CONFIG_SOC_TWAI_MASK_FILTER_NUM "1")
set(CONFIG_SOC_TWAI_BRP_MIN "2")
set(CONFIG_SOC_TWAI_CLK_SUPPORT_APB "y")
set(CONFIG_SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT "y")
set(CONFIG_SOC_UART_NUM "3")
set(CONFIG_SOC_UART_HP_NUM "3")
set(CONFIG_SOC_UART_SUPPORT_APB_CLK "y")
set(CONFIG_SOC_UART_SUPPORT_REF_TICK "y")
set(CONFIG_SOC_UART_FIFO_LEN "128")
set(CONFIG_SOC_UART_BITRATE_MAX "5000000")
set(CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE "y")
set(CONFIG_SOC_SPIRAM_SUPPORTED "y")
set(CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE "y")
set(CONFIG_SOC_SHA_SUPPORT_PARALLEL_ENG "y")
set(CONFIG_SOC_SHA_ENDIANNESS_BE "y")
set(CONFIG_SOC_SHA_SUPPORT_SHA1 "y")
set(CONFIG_SOC_SHA_SUPPORT_SHA256 "y")
set(CONFIG_SOC_SHA_SUPPORT_SHA384 "y")
set(CONFIG_SOC_SHA_SUPPORT_SHA512 "y")
set(CONFIG_SOC_MPI_MEM_BLOCKS_NUM "4")
set(CONFIG_SOC_MPI_OPERATIONS_NUM "1")
set(CONFIG_SOC_RSA_MAX_BIT_LEN "4096")
set(CONFIG_SOC_AES_SUPPORT_AES_128 "y")
set(CONFIG_SOC_AES_SUPPORT_AES_192 "y")
set(CONFIG_SOC_AES_SUPPORT_AES_256 "y")
set(CONFIG_SOC_SECURE_BOOT_V1 "y")
set(CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS "1")
set(CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX "32")
set(CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE "21")
set(CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP "y")
set(CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP "y")
set(CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP "y")
set(CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP "y")
set(CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD "y")
set(CONFIG_SOC_PM_SUPPORT_RTC_FAST_MEM_PD "y")
set(CONFIG_SOC_PM_SUPPORT_RTC_SLOW_MEM_PD "y")
set(CONFIG_SOC_PM_SUPPORT_RC_FAST_PD "y")
set(CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD "y")
set(CONFIG_SOC_PM_SUPPORT_MODEM_PD "y")
set(CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED "y")
set(CONFIG_SOC_PM_MODEM_PD_BY_SW "y")
set(CONFIG_SOC_CLK_APLL_SUPPORTED "y")
set(CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED "y")
set(CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 "y")
set(CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION "y")
set(CONFIG_SOC_CLK_XTAL32K_SUPPORTED "y")
set(CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D4 "y")
set(CONFIG_SOC_SDMMC_USE_IOMUX "y")
set(CONFIG_SOC_SDMMC_NUM_SLOTS "2")
set(CONFIG_SOC_WIFI_WAPI_SUPPORT "y")
set(CONFIG_SOC_WIFI_CSI_SUPPORT "y")
set(CONFIG_SOC_WIFI_MESH_SUPPORT "y")
set(CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW "y")
set(CONFIG_SOC_WIFI_NAN_SUPPORT "y")
set(CONFIG_SOC_BLE_SUPPORTED "y")
set(CONFIG_SOC_BLE_MESH_SUPPORTED "y")
set(CONFIG_SOC_BT_CLASSIC_SUPPORTED "y")
set(CONFIG_SOC_BLUFI_SUPPORTED "y")
set(CONFIG_SOC_BT_H2C_ENC_KEY_CTRL_ENH_VSC_SUPPORTED "y")
set(CONFIG_SOC_ULP_HAS_ADC "y")
set(CONFIG_SOC_PHY_COMBO_MODULE "y")
set(CONFIG_SOC_EMAC_RMII_CLK_OUT_INTERNAL_LOOPBACK "y")
set(CONFIG_IDF_CMAKE "y")
set(CONFIG_IDF_TOOLCHAIN "gcc")
set(CONFIG_IDF_TOOLCHAIN_GCC "y")
set(CONFIG_IDF_TARGET_ARCH_XTENSA "y")
set(CONFIG_IDF_TARGET_ARCH "xtensa")
set(CONFIG_IDF_TARGET "esp32")
set(CONFIG_IDF_INIT_VERSION "5.5.0")
set(CONFIG_IDF_TARGET_ESP32 "y")
set(CONFIG_IDF_FIRMWARE_CHIP_ID "0x0")
set(CONFIG_APP_BUILD_TYPE_APP_2NDBOOT "y")
set(CONFIG_APP_BUILD_TYPE_RAM "")
set(CONFIG_APP_BUILD_GENERATE_BINARIES "y")
set(CONFIG_APP_BUILD_BOOTLOADER "y")
set(CONFIG_APP_BUILD_USE_FLASH_SECTIONS "y")
set(CONFIG_APP_REPRODUCIBLE_BUILD "")
set(CONFIG_APP_NO_BLOBS "")
set(CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS "")
set(CONFIG_APP_COMPATIBLE_PRE_V3_1_BOOTLOADERS "")
set(CONFIG_COMPILER_OPTIMIZATION_DEBUG "y")
set(CONFIG_COMPILER_OPTIMIZATION_SIZE "")
set(CONFIG_COMPILER_OPTIMIZATION_PERF "")
set(CONFIG_COMPILER_OPTIMIZATION_NONE "")
set(CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE "y")
set(CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT "")
set(CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_DISABLE "")
set(CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE "y")
set(CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB "y")
set(CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL "2")
set(CONFIG_COMPILER_OPTIMIZATION_CHECKS_SILENT "")
set(CONFIG_COMPILER_HIDE_PATHS_MACROS "y")
set(CONFIG_COMPILER_CXX_EXCEPTIONS "")
set(CONFIG_COMPILER_CXX_RTTI "")
set(CONFIG_COMPILER_STACK_CHECK_MODE_NONE "y")
set(CONFIG_COMPILER_STACK_CHECK_MODE_NORM "")
set(CONFIG_COMPILER_STACK_CHECK_MODE_STRONG "")
set(CONFIG_COMPILER_STACK_CHECK_MODE_ALL "")
set(CONFIG_COMPILER_NO_MERGE_CONSTANTS "")
set(CONFIG_COMPILER_WARN_WRITE_STRINGS "")
set(CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS "y")
set(CONFIG_COMPILER_DISABLE_GCC12_WARNINGS "")
set(CONFIG_COMPILER_DISABLE_GCC13_WARNINGS "")
set(CONFIG_COMPILER_DISABLE_GCC14_WARNINGS "")
set(CONFIG_COMPILER_DUMP_RTL_FILES "")
set(CONFIG_COMPILER_RT_LIB_GCCLIB "y")
set(CONFIG_COMPILER_RT_LIB_NAME "gcc")
set(CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING "y")
set(CONFIG_COMPILER_ORPHAN_SECTIONS_PLACE "")
set(CONFIG_COMPILER_STATIC_ANALYZER "")
set(CONFIG_IDF_EXPERIMENTAL_FEATURES "")
set(CONFIGS_LIST CONFIG_SOC_CAPS_ECO_VER_MAX;CONFIG_SOC_ADC_SUPPORTED;CONFIG_SOC_DAC_SUPPORTED;CONFIG_SOC_UART_SUPPORTED;CONFIG_SOC_MCPWM_SUPPORTED;CONFIG_SOC_GPTIMER_SUPPORTED;CONFIG_SOC_SDMMC_HOST_SUPPORTED;CONFIG_SOC_BT_SUPPORTED;CONFIG_SOC_PCNT_SUPPORTED;CONFIG_SOC_PHY_SUPPORTED;CONFIG_SOC_WIFI_SUPPORTED;CONFIG_SOC_SDIO_SLAVE_SUPPORTED;CONFIG_SOC_TWAI_SUPPORTED;CONFIG_SOC_EFUSE_SUPPORTED;CONFIG_SOC_EMAC_SUPPORTED;CONFIG_SOC_ULP_SUPPORTED;CONFIG_SOC_CCOMP_TIMER_SUPPORTED;CONFIG_SOC_RTC_FAST_MEM_SUPPORTED;CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED;CONFIG_SOC_RTC_MEM_SUPPORTED;CONFIG_SOC_I2S_SUPPORTED;CONFIG_SOC_RMT_SUPPORTED;CONFIG_SOC_SDM_SUPPORTED;CONFIG_SOC_GPSPI_SUPPORTED;CONFIG_SOC_LEDC_SUPPORTED;CONFIG_SOC_I2C_SUPPORTED;CONFIG_SOC_SUPPORT_COEXISTENCE;CONFIG_SOC_AES_SUPPORTED;CONFIG_SOC_MPI_SUPPORTED;CONFIG_SOC_SHA_SUPPORTED;CONFIG_SOC_FLASH_ENC_SUPPORTED;CONFIG_SOC_SECURE_BOOT_SUPPORTED;CONFIG_SOC_TOUCH_SENSOR_SUPPORTED;CONFIG_SOC_BOD_SUPPORTED;CONFIG_SOC_ULP_FSM_SUPPORTED;CONFIG_SOC_CLK_TREE_SUPPORTED;CONFIG_SOC_MPU_SUPPORTED;CONFIG_SOC_WDT_SUPPORTED;CONFIG_SOC_SPI_FLASH_SUPPORTED;CONFIG_SOC_RNG_SUPPORTED;CONFIG_SOC_LIGHT_SLEEP_SUPPORTED;CONFIG_SOC_DEEP_SLEEP_SUPPORTED;CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT;CONFIG_SOC_PM_SUPPORTED;CONFIG_SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL;CONFIG_SOC_XTAL_SUPPORT_26M;CONFIG_SOC_XTAL_SUPPORT_40M;CONFIG_SOC_XTAL_SUPPORT_AUTO_DETECT;CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED;CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED;CONFIG_SOC_ADC_DMA_SUPPORTED;CONFIG_SOC_ADC_PERIPH_NUM;CONFIG_SOC_ADC_MAX_CHANNEL_NUM;CONFIG_SOC_ADC_ATTEN_NUM;CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM;CONFIG_SOC_ADC_PATT_LEN_MAX;CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH;CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH;CONFIG_SOC_ADC_DIGI_RESULT_BYTES;CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV;CONFIG_SOC_ADC_DIGI_MONITOR_NUM;CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH;CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW;CONFIG_SOC_ADC_RTC_MIN_BITWIDTH;CONFIG_SOC_ADC_RTC_MAX_BITWIDTH;CONFIG_SOC_ADC_SHARED_POWER;CONFIG_SOC_BROWNOUT_RESET_SUPPORTED;CONFIG_SOC_SHARED_IDCACHE_SUPPORTED;CONFIG_SOC_IDCACHE_PER_CORE;CONFIG_SOC_CPU_CORES_NUM;CONFIG_SOC_CPU_INTR_NUM;CONFIG_SOC_CPU_HAS_FPU;CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES;CONFIG_SOC_CPU_BREAKPOINTS_NUM;CONFIG_SOC_CPU_WATCHPOINTS_NUM;CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE;CONFIG_SOC_DAC_CHAN_NUM;CONFIG_SOC_DAC_RESOLUTION;CONFIG_SOC_DAC_DMA_16BIT_ALIGN;CONFIG_SOC_GPIO_PORT;CONFIG_SOC_GPIO_PIN_COUNT;CONFIG_SOC_GPIO_VALID_GPIO_MASK;CONFIG_SOC_GPIO_IN_RANGE_MAX;CONFIG_SOC_GPIO_OUT_RANGE_MAX;CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK;CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX;CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM;CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP;CONFIG_SOC_I2C_NUM;CONFIG_SOC_HP_I2C_NUM;CONFIG_SOC_I2C_FIFO_LEN;CONFIG_SOC_I2C_CMD_REG_NUM;CONFIG_SOC_I2C_SUPPORT_SLAVE;CONFIG_SOC_I2C_SUPPORT_APB;CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR;CONFIG_SOC_I2C_STOP_INDEPENDENT;CONFIG_SOC_I2S_NUM;CONFIG_SOC_I2S_HW_VERSION_1;CONFIG_SOC_I2S_SUPPORTS_APLL;CONFIG_SOC_I2S_SUPPORTS_PLL_F160M;CONFIG_SOC_I2S_SUPPORTS_PDM;CONFIG_SOC_I2S_SUPPORTS_PDM_TX;CONFIG_SOC_I2S_SUPPORTS_PCM2PDM;CONFIG_SOC_I2S_SUPPORTS_PDM_RX;CONFIG_SOC_I2S_SUPPORTS_PDM2PCM;CONFIG_SOC_I2S_PDM_MAX_TX_LINES;CONFIG_SOC_I2S_PDM_MAX_RX_LINES;CONFIG_SOC_I2S_SUPPORTS_ADC_DAC;CONFIG_SOC_I2S_SUPPORTS_ADC;CONFIG_SOC_I2S_SUPPORTS_DAC;CONFIG_SOC_I2S_SUPPORTS_LCD_CAMERA;CONFIG_SOC_I2S_MAX_DATA_WIDTH;CONFIG_SOC_I2S_TRANS_SIZE_ALIGN_WORD;CONFIG_SOC_I2S_LCD_I80_VARIANT;CONFIG_SOC_LCD_I80_SUPPORTED;CONFIG_SOC_LCD_I80_BUSES;CONFIG_SOC_LCD_I80_BUS_WIDTH;CONFIG_SOC_LEDC_HAS_TIMER_SPECIFIC_MUX;CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK;CONFIG_SOC_LEDC_SUPPORT_REF_TICK;CONFIG_SOC_LEDC_SUPPORT_HS_MODE;CONFIG_SOC_LEDC_TIMER_NUM;CONFIG_SOC_LEDC_CHANNEL_NUM;CONFIG_SOC_LEDC_TIMER_BIT_WIDTH;CONFIG_SOC_MCPWM_GROUPS;CONFIG_SOC_MCPWM_TIMERS_PER_GROUP;CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP;CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR;CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR;CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR;CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP;CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP;CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER;CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP;CONFIG_SOC_MMU_PERIPH_NUM;CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM;CONFIG_SOC_MPU_MIN_REGION_SIZE;CONFIG_SOC_MPU_REGIONS_MAX_NUM;CONFIG_SOC_PCNT_GROUPS;CONFIG_SOC_PCNT_UNITS_PER_GROUP;CONFIG_SOC_PCNT_CHANNELS_PER_UNIT;CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT;CONFIG_SOC_RMT_GROUPS;CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP;CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP;CONFIG_SOC_RMT_CHANNELS_PER_GROUP;CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL;CONFIG_SOC_RMT_SUPPORT_REF_TICK;CONFIG_SOC_RMT_SUPPORT_APB;CONFIG_SOC_RMT_CHANNEL_CLK_INDEPENDENT;CONFIG_SOC_RTCIO_PIN_COUNT;CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED;CONFIG_SOC_RTCIO_HOLD_SUPPORTED;CONFIG_SOC_RTCIO_WAKE_SUPPORTED;CONFIG_SOC_SDM_GROUPS;CONFIG_SOC_SDM_CHANNELS_PER_GROUP;CONFIG_SOC_SDM_CLK_SUPPORT_APB;CONFIG_SOC_SPI_HD_BOTH_INOUT_SUPPORTED;CONFIG_SOC_SPI_AS_CS_SUPPORTED;CONFIG_SOC_SPI_PERIPH_NUM;CONFIG_SOC_SPI_DMA_CHAN_NUM;CONFIG_SOC_SPI_MAX_CS_NUM;CONFIG_SOC_SPI_SUPPORT_CLK_APB;CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE;CONFIG_SOC_SPI_MAX_PRE_DIVIDER;CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED;CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED;CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED;CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED;CONFIG_SOC_TIMER_GROUPS;CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP;CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH;CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS;CONFIG_SOC_TIMER_GROUP_SUPPORT_APB;CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO;CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI;CONFIG_SOC_TOUCH_SENSOR_VERSION;CONFIG_SOC_TOUCH_SENSOR_NUM;CONFIG_SOC_TOUCH_MIN_CHAN_ID;CONFIG_SOC_TOUCH_MAX_CHAN_ID;CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP;CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM;CONFIG_SOC_TWAI_CONTROLLER_NUM;CONFIG_SOC_TWAI_MASK_FILTER_NUM;CONFIG_SOC_TWAI_BRP_MIN;CONFIG_SOC_TWAI_CLK_SUPPORT_APB;CONFIG_SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT;CONFIG_SOC_UART_NUM;CONFIG_SOC_UART_HP_NUM;CONFIG_SOC_UART_SUPPORT_APB_CLK;CONFIG_SOC_UART_SUPPORT_REF_TICK;CONFIG_SOC_UART_FIFO_LEN;CONFIG_SOC_UART_BITRATE_MAX;CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE;CONFIG_SOC_SPIRAM_SUPPORTED;CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE;CONFIG_SOC_SHA_SUPPORT_PARALLEL_ENG;CONFIG_SOC_SHA_ENDIANNESS_BE;CONFIG_SOC_SHA_SUPPORT_SHA1;CONFIG_SOC_SHA_SUPPORT_SHA256;CONFIG_SOC_SHA_SUPPORT_SHA384;CONFIG_SOC_SHA_SUPPORT_SHA512;CONFIG_SOC_MPI_MEM_BLOCKS_NUM;CONFIG_SOC_MPI_OPERATIONS_NUM;CONFIG_SOC_RSA_MAX_BIT_LEN;CONFIG_SOC_AES_SUPPORT_AES_128;CONFIG_SOC_AES_SUPPORT_AES_192;CONFIG_SOC_AES_SUPPORT_AES_256;CONFIG_SOC_SECURE_BOOT_V1;CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS;CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX;CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE;CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP;CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP;CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP;CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP;CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD;CONFIG_SOC_PM_SUPPORT_RTC_FAST_MEM_PD;CONFIG_SOC_PM_SUPPORT_RTC_SLOW_MEM_PD;CONFIG_SOC_PM_SUPPORT_RC_FAST_PD;CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD;CONFIG_SOC_PM_SUPPORT_MODEM_PD;CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED;CONFIG_SOC_PM_MODEM_PD_BY_SW;CONFIG_SOC_CLK_APLL_SUPPORTED;CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED;CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256;CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION;CONFIG_SOC_CLK_XTAL32K_SUPPORTED;CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D4;CONFIG_SOC_SDMMC_USE_IOMUX;CONFIG_SOC_SDMMC_NUM_SLOTS;CONFIG_SOC_WIFI_WAPI_SUPPORT;CONFIG_SOC_WIFI_CSI_SUPPORT;CONFIG_SOC_WIFI_MESH_SUPPORT;CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW;CONFIG_SOC_WIFI_NAN_SUPPORT;CONFIG_SOC_BLE_SUPPORTED;CONFIG_SOC_BLE_MESH_SUPPORTED;CONFIG_SOC_BT_CLASSIC_SUPPORTED;CONFIG_SOC_BLUFI_SUPPORTED;CONFIG_SOC_BT_H2C_ENC_KEY_CTRL_ENH_VSC_SUPPORTED;CONFIG_SOC_ULP_HAS_ADC;CONFIG_SOC_PHY_COMBO_MODULE;CONFIG_SOC_EMAC_RMII_CLK_OUT_INTERNAL_LOOPBACK;CONFIG_IDF_CMAKE;CONFIG_IDF_TOOLCHAIN;CONFIG_IDF_TOOLCHAIN_GCC;CONFIG_IDF_TARGET_ARCH_XTENSA;CONFIG_IDF_TARGET_ARCH;CONFIG_IDF_TARGET;CONFIG_IDF_INIT_VERSION;CONFIG_IDF_TARGET_ESP32;CONFIG_IDF_FIRMWARE_CHIP_ID;CONFIG_APP_BUILD_TYPE_APP_2NDBOOT;CONFIG_APP_BUILD_TYPE_RAM;CONFIG_APP_BUILD_TYPE_ELF_RAM;CONFIG_APP_BUILD_GENERATE_BINARIES;CONFIG_APP_BUILD_BOOTLOADER;CONFIG_APP_BUILD_USE_FLASH_SECTIONS;CONFIG_APP_REPRODUCIBLE_BUILD;CONFIG_APP_NO_BLOBS;CONFIG_NO_BLOBS;CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS;CONFIG_ESP32_COMPATIBLE_PRE_V2_1_BOOTLOADERS;CONFIG_APP_COMPATIBLE_PRE_V3_1_BOOTLOADERS;CONFIG_ESP32_COMPATIBLE_PRE_V3_1_BOOTLOADERS;CONFIG_COMPILER_OPTIMIZATION_DEBUG;CONFIG_OPTIMIZATION_LEVEL_DEBUG;CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG;CONFIG_COMPILER_OPTIMIZATION_DEFAULT;CONFIG_COMPILER_OPTIMIZATION_SIZE;CONFIG_OPTIMIZATION_LEVEL_RELEASE;CONFIG_COMPILER_OPTIMIZATION_LEVEL_RELEASE;CONFIG_COMPILER_OPTIMIZATION_PERF;CONFIG_COMPILER_OPTIMIZATION_NONE;CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE;CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED;CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT;CONFIG_OPTIMIZATION_ASSERTIONS_SILENT;CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_DISABLE;CONFIG_OPTIMIZATION_ASSERTIONS_DISABLED;CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE;CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB;CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL;CONFIG_OPTIMIZATION_ASSERTION_LEVEL;CONFIG_COMPILER_OPTIMIZATION_CHECKS_SILENT;CONFIG_COMPILER_HIDE_PATHS_MACROS;CONFIG_COMPILER_CXX_EXCEPTIONS;CONFIG_CXX_EXCEPTIONS;CONFIG_COMPILER_CXX_RTTI;CONFIG_COMPILER_STACK_CHECK_MODE_NONE;CONFIG_STACK_CHECK_NONE;CONFIG_COMPILER_STACK_CHECK_MODE_NORM;CONFIG_STACK_CHECK_NORM;CONFIG_COMPILER_STACK_CHECK_MODE_STRONG;CONFIG_STACK_CHECK_STRONG;CONFIG_COMPILER_STACK_CHECK_MODE_ALL;CONFIG_STACK_CHECK_ALL;CONFIG_COMPILER_NO_MERGE_CONSTANTS;CONFIG_COMPILER_WARN_WRITE_STRINGS;CONFIG_WARN_WRITE_STRINGS;CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS;CONFIG_COMPILER_DISABLE_GCC12_WARNINGS;CONFIG_COMPILER_DISABLE_GCC13_WARNINGS;CONFIG_COMPILER_DISABLE_GCC14_WARNINGS;CONFIG_COMPILER_DUMP_RTL_FILES;CONFIG_COMPILER_RT_LIB_GCCLIB;CONFIG_COMPILER_RT_LIB_NAME;CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING;CONFIG_COMPILER_ORPHAN_SECTIONS_PLACE;CONFIG_COMPILER_STATIC_ANALYZER;CONFIG_IDF_EXPERIMENTAL_FEATURES)
# List of deprecated options for backward compatibility
set(CONFIG_APP_BUILD_TYPE_ELF_RAM "")
set(CONFIG_NO_BLOBS "")
set(CONFIG_ESP32_COMPATIBLE_PRE_V2_1_BOOTLOADERS "")
set(CONFIG_ESP32_COMPATIBLE_PRE_V3_1_BOOTLOADERS "")
set(CONFIG_OPTIMIZATION_LEVEL_DEBUG "y")
set(CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG "y")
set(CONFIG_COMPILER_OPTIMIZATION_DEFAULT "y")
set(CONFIG_OPTIMIZATION_LEVEL_RELEASE "")
set(CONFIG_COMPILER_OPTIMIZATION_LEVEL_RELEASE "")
set(CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED "y")
set(CONFIG_OPTIMIZATION_ASSERTIONS_SILENT "")
set(CONFIG_OPTIMIZATION_ASSERTIONS_DISABLED "")
set(CONFIG_OPTIMIZATION_ASSERTION_LEVEL "2")
set(CONFIG_CXX_EXCEPTIONS "")
set(CONFIG_STACK_CHECK_NONE "y")
set(CONFIG_STACK_CHECK_NORM "")
set(CONFIG_STACK_CHECK_STRONG "")
set(CONFIG_STACK_CHECK_ALL "")
set(CONFIG_WARN_WRITE_STRINGS "")
