<stg><name>example</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="10">
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="7">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="11">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="10" to="12">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="11" to="10">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="15">
<condition id="65">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="12" to="13">
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="13" to="14">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="14" to="12">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="15" to="16">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="16" to="17">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="64">
<![CDATA[
:2  %buff = alloca [50 x i32], align 16

]]></node>
<StgValue><ssdm name="buff"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i6 %indvar, -14

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %a_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %a) nounwind

]]></node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @str1) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.body:3  %tmp = zext i6 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %buff_addr = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
burst.rd.body:6  store i32 %a_read, i32* %buff_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.end:0  %i = phi i6 [ %i_1, %1 ], [ 0, %burst.rd.header ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end:1  %exitcond = icmp eq i6 %i, -14

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end:3  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:4  br i1 %exitcond, label %burst.wr.header.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_1 = zext i6 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buff_addr_1 = getelementptr inbounds [50 x i32]* %buff, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="6">
<![CDATA[
:2  %buff_load = load i32* %buff_addr_1, align 4

]]></node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="6">
<![CDATA[
:2  %buff_load = load i32* %buff_addr_1, align 4

]]></node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = add nsw i32 %buff_load, 100

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store i32 %tmp_2, i32* %buff_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %burst.rd.end

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar5 = phi i6 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:1  %exitcond7 = icmp eq i6 %indvar5, -14

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:3  %indvar_next6 = add i6 %indvar5, 1

]]></node>
<StgValue><ssdm name="indvar_next6"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond7, label %burst.wr.end, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="6">
<![CDATA[
burst.wr.body:3  %tmp_4 = zext i6 %indvar5 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %buff_addr_2 = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buff_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="65" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str6) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str5) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %a, i32 %buff_load_1, i4 -1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str8, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="72" st_id="15" stage="3" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="2" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="74" st_id="17" stage="1" lat="3">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0">
<![CDATA[
burst.wr.end:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
