{"vcs1":{"timestamp_begin":1770306025.810024895, "rt":0.54, "ut":0.24, "st":0.20}}
{"vcselab":{"timestamp_begin":1770306026.522020746, "rt":0.60, "ut":0.43, "st":0.11}}
{"link":{"timestamp_begin":1770306027.264961048, "rt":0.80, "ut":0.35, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770306025.194614487}
{"VCS_COMP_START_TIME": 1770306025.194614487}
{"VCS_COMP_END_TIME": 1770306028.237589146}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1890254}}
{"stitch_vcselab": {"peak_mem": 1890300}}
