LISTING FOR LOGIC DESCRIPTION FILE: V16.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Sep 30 07:29:47 2023

  1:Name     V16 ;
  2:PartNo   00 ;
  3:Date     27/09/2023 ;
  4:Revision 01 ;
  5:Designer Matt Millman ;
  6:Company  - ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/* &=AND #=OR $=XOR */
 12:
 13:PIN 1 = GCLK;
 14:PIN 2 = RI;
 15:PIN 3 = SEL0_IN;
 16:PIN 4 = SEL1_IN;
 17:PIN 5 = START;
 18:PIN 6 = BANK_SEL;
 19:PIN 13 = ID_IN;
 20:PIN 14 = IDX_OUT;
 21:PIN 15 = BANK_OUT;
 22:PIN [21..16] = [V0..5];
 23:PIN 22 = SEL1_OUT;
 24:PIN 23 = SEL0_OUT;
 25:
 26:V0.oe = 'b'1;
 27:V1.oe = 'b'1;
 28:V2.oe = 'b'1;
 29:V3.oe = 'b'1;
 30:V4.oe = 'b'1;
 31:V5.oe = 'b'1;
 32:
 33:V0.sp = 'b'0;
 34:V1.sp = 'b'0;
 35:V2.sp = 'b'0;
 36:V3.sp = 'b'0;
 37:V4.sp = 'b'0;
 38:V5.sp = 'b'0;
 39:
 40:V0.ar = 'b'0;
 41:V1.ar = 'b'0;
 42:V2.ar = 'b'0;
 43:V3.ar = 'b'0;
 44:V4.ar = 'b'0;
 45:V5.ar = 'b'0;
 46:
 47:V0 = !RI;
 48:V1.d = START & !V1;
 49:V2.d = START & V2 $ V1;
 50:V3.d = START & V3 $ V2 & V1;
 51:V4.d = START & V4 $ V3 & V2 & V1;
 52:V5.d = START & V5 $ V4 & V3 & V2 & V1;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: V16.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Sep 30 07:29:47 2023

 54:SEL0_OUT.ar = 'b'0;
 55:SEL0_OUT.sp = 'b'0;
 56:SEL0_OUT.oe = 'b'1;
 57:SEL0_OUT.d = SEL0_IN;
 58:
 59:SEL1_OUT.ar = 'b'0;
 60:SEL1_OUT.sp = 'b'0;
 61:SEL1_OUT.oe = 'b'1;
 62:SEL1_OUT.d = SEL1_IN;
 63:
 64:IDX_OUT.oe = 'b'1;
 65:IDX_OUT = ID_IN;
 66:
 67:BANK_OUT.ar = 'b'0;
 68:BANK_OUT.sp = 'b'0;
 69:BANK_OUT.oe = 'b'1;
 70:BANK_OUT.d = BANK_SEL;
 71:



Jedec Fuse Checksum       (b027)
Jedec Transmit Checksum   (20c9)
