<def f='llvm/llvm/include/llvm/MC/MCRegister.h' l='84' type='bool llvm::MCRegister::operator==(unsigned int Other) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegister.h' l='80'>/// Comparisons against register constants. E.g.
  /// * R == AArch64::WZR
  /// * R == 0
  /// * R == VirtRegMap::NO_PHYS_REG</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='115' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2742' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplINSB_8Reg16486957'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2770' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4799' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4806' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4855' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1180' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1279' u='c' c='_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='544' u='c' c='_ZN4llvm16HexagonMCChecker16registerProducerEjNS_18HexagonMCInstrInfo13PredicateInfoE'/>
