// Seed: 2667211886
module module_0 (
    input  wand id_0,
    output tri  id_1
);
endmodule
module module_1 #(
    parameter id_13 = 32'd25,
    parameter id_22 = 32'd56,
    parameter id_4  = 32'd52,
    parameter id_5  = 32'd45
) (
    input tri id_0,
    input wire id_1,
    output uwire id_2,
    output supply1 id_3
    , id_17,
    output uwire _id_4,
    input tri0 _id_5,
    output tri id_6,
    input uwire id_7,
    output wand id_8,
    output wand id_9,
    output logic id_10,
    output tri id_11,
    input wor id_12,
    input supply1 _id_13,
    input wire id_14,
    input wire id_15
);
  logic id_18[id_13 : -1  ?  -1 'b0 : id_4];
  initial @(id_1) id_10 <= 1;
  logic id_19;
  ;
  logic id_20;
  wire  id_21;
  wire  _id_22;
  assign id_20 = id_14;
  module_0 modCall_1 (
      id_7,
      id_2
  );
  wire [1 : id_22] id_23;
endmodule
