Analysis & Synthesis report for DE0_NANO
Wed Feb 10 18:43:58 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state
 12. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 21. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 22. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 23. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 24. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 26. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 27. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 28. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 29. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 30. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 31. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 32. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 33. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 34. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 35. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 37. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 38. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 39. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 40. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 41. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 42. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 43. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 44. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 45. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 46. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 47. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 48. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 49. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 50. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 51. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 52. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 53. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 54. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 55. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 56. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 57. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 58. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 59. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 60. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 61. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 62. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 63. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 64. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 65. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 66. Source assignments for mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated
 67. Source assignments for i2c_touch_config:i2c_touch_config_inst
 68. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO
 69. Parameter Settings for User Entity Instance: MySPI:MySPI_instance
 70. Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst
 73. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface
 74. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command
 75. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
 76. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 77. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 78. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 79. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 80. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst
 81. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
 83. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 84. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0
 85. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 86. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 87. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 88. altpll Parameter Settings by Entity Instance
 89. altsyncram Parameter Settings by Entity Instance
 90. lpm_mult Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
 92. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"
 93. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
 94. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
 95. Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
 96. Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"
 97. Port Connectivity Checks: "sdram_control:sdram_control_inst"
 98. Port Connectivity Checks: "MySPI:MySPI_instance"
 99. Post-Synthesis Netlist Statistics for Top Partition
100. Elapsed Time Per Partition
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 10 18:43:58 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,158                                       ;
;     Total combinational functions  ; 1,619                                       ;
;     Dedicated logic registers      ; 1,195                                       ;
; Total registers                    ; 1195                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 425,024                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                  ; Library ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File             ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v     ;         ;
; sdram_control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File             ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v     ;         ;
; sdram_control/sdram_params.h      ; yes             ; User File                              ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_params.h      ;         ;
; sdram_control/sdram_control.v     ; yes             ; User Verilog HDL File                  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v     ;         ;
; sdram_control/sdr_data_path.v     ; yes             ; User Verilog HDL File                  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v     ;         ;
; sdram_control/control_interface.v ; yes             ; User Verilog HDL File                  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v ;         ;
; sdram_control/command.v           ; yes             ; User Verilog HDL File                  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v           ;         ;
; i2c_touch_config.v                ; yes             ; User Verilog HDL File                  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v                ;         ;
; DE0_NANO.sv                       ; yes             ; User SystemVerilog HDL File            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv                       ;         ;
; MTL_PLL.v                         ; yes             ; User Wizard-Generated File             ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v                         ;         ;
; MySPI.sv                          ; yes             ; User SystemVerilog HDL File            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MySPI.sv                          ;         ;
; RAM_PLL.v                         ; yes             ; User Wizard-Generated File             ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v                         ;         ;
; mtl_controller.sv                 ; yes             ; User SystemVerilog HDL File            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv                 ;         ;
; Loading_ROM.v                     ; yes             ; User Wizard-Generated File             ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v                     ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                ;         ;
; aglobal151.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                            ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;         ;
; db/mtl_pll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mtl_pll_altpll.v               ;         ;
; db/ram_pll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/ram_pll_altpll.v               ;         ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                   ;         ;
; db/dcfifo_pej1.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf                ;         ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_ugb.tdf             ;         ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf          ;         ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf          ;         ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf            ;         ;
; db/dffpipe_oe9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_oe9.tdf                ;         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_gd9.tdf                ;         ;
; db/alt_synch_pipe_0ol.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_0ol.tdf         ;         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_hd9.tdf                ;         ;
; db/dffpipe_3dc.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_3dc.tdf                ;         ;
; db/alt_synch_pipe_1ol.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_1ol.tdf         ;         ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_id9.tdf                ;         ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_f66.tdf                   ;         ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cntr_54e.tdf                   ;         ;
; db/dcfifo_hgj1.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf                ;         ;
; db/a_gray2bin_7ib.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_7ib.tdf             ;         ;
; db/a_graycounter_677.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf          ;         ;
; db/a_graycounter_1lc.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf          ;         ;
; db/altsyncram_dm31.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf            ;         ;
; db/alt_synch_pipe_9pl.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_9pl.tdf         ;         ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_qe9.tdf                ;         ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_pe9.tdf                ;         ;
; db/dffpipe_re9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_re9.tdf                ;         ;
; db/alt_synch_pipe_apl.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_apl.tdf         ;         ;
; db/dffpipe_se9.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_se9.tdf                ;         ;
; db/cmpr_o76.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_o76.tdf                   ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_9fa1.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf            ;         ;
; rom.mif                           ; yes             ; Auto-Found Memory Initialization File  ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/rom.mif                           ;         ;
; db/decode_hua.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/decode_hua.tdf                 ;         ;
; db/mux_qob.tdf                    ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mux_qob.tdf                    ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;         ;
; multcore.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                                              ;         ;
; bypassff.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;         ;
; altshift.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                              ;         ;
; db/mult_tgt.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mult_tgt.tdf                   ;         ;
; multcore.tdf                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf                                                              ;         ;
; csa_add.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/csa_add.inc                                                               ;         ;
; mpar_add.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.inc                                                              ;         ;
; muleabz.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muleabz.inc                                                               ;         ;
; mul_lfrg.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                              ;         ;
; mul_boothc.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/mul_boothc.inc                                                            ;         ;
; alt_ded_mult.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                          ;         ;
; alt_ded_mult_y.inc                ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                        ;         ;
; dffpipe.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffpipe.inc                                                               ;         ;
; mpar_add.tdf                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf                                                              ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                           ;         ;
; addcore.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                                                               ;         ;
; look_add.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                                                              ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                   ;         ;
; db/add_sub_ngh.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ngh.tdf                ;         ;
; altshift.tdf                      ; yes             ; Megafunction                           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.tdf                                                              ;         ;
; db/add_sub_ogh.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ogh.tdf                ;         ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,158          ;
;                                             ;                ;
; Total combinational functions               ; 1619           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 730            ;
;     -- 3 input functions                    ; 328            ;
;     -- <=2 input functions                  ; 561            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1229           ;
;     -- arithmetic mode                      ; 390            ;
;                                             ;                ;
; Total registers                             ; 1195           ;
;     -- Dedicated logic registers            ; 1195           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 425024         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 656            ;
; Total fan-out                               ; 10777          ;
; Average fan-out                             ; 3.29           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                                    ; 1619 (138)        ; 1195 (78)    ; 425024      ; 4            ; 0       ; 2         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                            ; work         ;
;    |MTL_PLL:MTL_PLL_inst|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                               ; work         ;
;          |MTL_PLL_altpll:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                 ; work         ;
;    |MySPI:MySPI_instance|                                    ; 59 (59)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MySPI:MySPI_instance                                                                                                                                                                       ; work         ;
;    |RAM_PLL:RAM_PLL_inst|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                               ; work         ;
;          |RAM_PLL_altpll:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                 ; work         ;
;    |i2c_touch_config:i2c_touch_config_inst|                  ; 257 (111)         ; 369 (297)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                     ; work         ;
;       |i2c_master_byte_ctrl:byte_controller|                 ; 146 (46)          ; 72 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                ; 100 (100)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                             ; work         ;
;    |lpm_mult:Mult0|                                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0                                                                                                                                                                             ; work         ;
;       |multcore:mult_core|                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                          ; work         ;
;          |mpar_add:padder|                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                          ; work         ;
;             |lpm_add_sub:adder[0]|                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                |add_sub_ogh:auto_generated|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                          ; work         ;
;    |lpm_mult:Mult1|                                          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult1                                                                                                                                                                             ; work         ;
;       |multcore:mult_core|                                   ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                          ; work         ;
;          |mpar_add:padder|                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                          ; work         ;
;             |lpm_add_sub:adder[0]|                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                |add_sub_ogh:auto_generated|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                          ; work         ;
;    |lpm_mult:Mult2|                                          ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult2                                                                                                                                                                             ; work         ;
;       |multcore:mult_core|                                   ; 37 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                          ; work         ;
;          |mpar_add:padder|                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                          ; work         ;
;             |lpm_add_sub:adder[0]|                           ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                |add_sub_ngh:auto_generated|                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                          ; work         ;
;    |mtl_controller:mtl_controller_inst|                      ; 260 (170)         ; 82 (75)      ; 384000      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst                                                                                                                                                         ; work         ;
;       |Loading_ROM:Loading_ROM_inst|                         ; 89 (0)            ; 7 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                   ; 89 (0)            ; 7 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component                                                                                            ; work         ;
;             |altsyncram_9fa1:auto_generated|                 ; 89 (0)            ; 7 (7)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated                                                             ; work         ;
;                |decode_hua:rden_decode|                      ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated|decode_hua:rden_decode                                      ; work         ;
;                |mux_qob:mux2|                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated|mux_qob:mux2                                                ; work         ;
;       |lpm_mult:Mult0|                                       ; 1 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0                                                                                                                                          ; work         ;
;          |mult_tgt:auto_generated|                           ; 1 (1)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|mult_tgt:auto_generated                                                                                                                  ; work         ;
;    |reset_delay:reset_delay_inst|                            ; 31 (31)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                               ; work         ;
;    |sdram_control:sdram_control_inst|                        ; 636 (336)         ; 491 (139)    ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 94 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 94 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_hgj1:auto_generated|                     ; 94 (15)           ; 129 (34)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                   ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                 ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; work         ;
;                |a_graycounter_677:rdptr_g1p|                 ; 26 (26)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                  ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                        ; work         ;
;                   |dffpipe_qe9:dffpipe12|                    ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12  ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                  ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                        ; work         ;
;                   |dffpipe_se9:dffpipe17|                    ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17  ; work         ;
;                |altsyncram_dm31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram                          ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp                          ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_3dc:rdaclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr                                ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                ; work         ;
;                |dffpipe_pe9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp                                ; work         ;
;                |dffpipe_re9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_pej1:auto_generated|                     ; 79 (16)           ; 110 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe14|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe19|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;                |dffpipe_oe9:rs_brp|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_pej1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                  ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;       |command:u_command|                                    ; 63 (63)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |touch_buffer:touch_buffer_east|                          ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_east                                                                                                                                                             ; work         ;
;    |touch_buffer:touch_buffer_west|                          ; 85 (85)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_west                                                                                                                                                             ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; 384000       ; 1            ; --           ; --           ; 384000 ; rom.mif ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 1024         ; 32           ; 32768  ; None    ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None    ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                            ; MTL_PLL.v                     ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                            ; RAM_PLL.v                     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst ; Loading_ROM.v                 ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo     ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo     ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo    ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo    ; sdram_control/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state                                                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state                 ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state                                                                                                                                                                           ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; Name                ; SPI_state.S_End ; SPI_state.S_Data_11 ; SPI_state.S_Data_01 ; SPI_state.S_Data_00 ; SPI_state.S_Data ; SPI_state.S_Addr_11 ; SPI_state.S_Addr_01 ; SPI_state.S_Addr_00 ; SPI_state.S_Addr ; SPI_state.S_Wait ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; SPI_state.S_Wait    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 0                ;
; SPI_state.S_Addr    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 1                ; 1                ;
; SPI_state.S_Addr_00 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 1                   ; 0                ; 1                ;
; SPI_state.S_Addr_01 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Addr_11 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data    ; 0               ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_00 ; 0               ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_01 ; 0               ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_11 ; 0               ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_End     ; 1               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                   ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; yes                                                              ; yes                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
; Status[2,3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0..23]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                               ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; Stuck at VCC due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; Stuck at VCC due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port preset                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port preset                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                       ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                               ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port preset                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clear                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port preset                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clear                       ;
; i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                            ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                            ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                            ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                            ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|rWR2_ADDR[23] ;
; sdram_control:sdram_control_inst|rRD2_ADDR[0..22]                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|rRD2_ADDR[23] ;
; sdram_control:sdram_control_inst|mLENGTH[2..6,8]                                                                                                                                                      ; Merged with sdram_control:sdram_control_inst|mLENGTH[0]    ;
; i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                                       ; Merged with i2c_touch_config:i2c_touch_config_inst|txr[4]  ;
; max_read_addr[0]                                                                                                                                                                                      ; Merged with base_read_addr[0]                              ;
; max_read_addr[9]                                                                                                                                                                                      ; Merged with base_read_addr[9]                              ;
; max_read_addr[1]                                                                                                                                                                                      ; Merged with base_read_addr[1]                              ;
; max_read_addr[10]                                                                                                                                                                                     ; Merged with base_read_addr[10]                             ;
; max_read_addr[2]                                                                                                                                                                                      ; Merged with base_read_addr[2]                              ;
; max_read_addr[3]                                                                                                                                                                                      ; Merged with base_read_addr[3]                              ;
; max_read_addr[4]                                                                                                                                                                                      ; Merged with base_read_addr[4]                              ;
; max_read_addr[5]                                                                                                                                                                                      ; Merged with base_read_addr[5]                              ;
; max_read_addr[6]                                                                                                                                                                                      ; Merged with base_read_addr[6]                              ;
; max_read_addr[7]                                                                                                                                                                                      ; Merged with base_read_addr[7]                              ;
; max_read_addr[8]                                                                                                                                                                                      ; Merged with base_read_addr[8]                              ;
; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|mLENGTH[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0..10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                     ;
; base_read_addr[0..10]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0..10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                               ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                               ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                             ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                            ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                  ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8..10]                ; Stuck at GND due to stuck port clock_enable                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; Stuck at VCC due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Stuck at VCC due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                            ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..7]                             ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|rRD1_ADDR[0..6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                     ;
; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                     ;
; i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                                     ; Lost fanout                                                ;
; i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                                     ; Lost fanout                                                ;
; i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                                     ; Lost fanout                                                ;
; i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                                     ; Lost fanout                                                ;
; MySPI:MySPI_instance|SPI_state~2                                                                                                                                                                      ; Lost fanout                                                ;
; MySPI:MySPI_instance|SPI_state~3                                                                                                                                                                      ; Lost fanout                                                ;
; MySPI:MySPI_instance|SPI_state~4                                                                                                                                                                      ; Lost fanout                                                ;
; MySPI:MySPI_instance|SPI_state~5                                                                                                                                                                      ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; Merged with sdram_control:sdram_control_inst|WR_MASK[0]    ;
; sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; Merged with sdram_control:sdram_control_inst|RD_MASK[0]    ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                ; Lost fanout                                                ;
; i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                                      ; Lost fanout                                                ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                       ;
; Total Number of Removed Registers = 450                                                                                                                                                               ;                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; Stuck at VCC                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                          ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2,                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                     ;
; sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                           ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                          ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                               ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                         ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                    ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR1_ADDR[0],                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                             ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                        ;
; base_read_addr[0]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[0],                                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]   ;
; base_read_addr[2]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[2]                                                                                                                                                          ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9]                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8]                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]  ;
; base_read_addr[1]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[1],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                                                                                                          ;
; base_read_addr[3]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[3]                                                                                                                                                          ;
; base_read_addr[4]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[4]                                                                                                                                                          ;
; base_read_addr[5]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[5]                                                                                                                                                          ;
; base_read_addr[6]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6],                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                                                                                                          ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]  ;
; sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6],  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]   ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]  ;
; base_read_addr[7]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]                                                                                                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; base_read_addr[8]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]                                                                                                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]  ;
; base_read_addr[10]                                                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]                                                                                                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]  ;
; base_read_addr[9]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]                                                                                                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1195  ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 613   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 692   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mtl_controller:mtl_controller_inst|mvd                                                                                                                                              ; 1       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                              ; 4       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                               ; 3       ;
; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                      ; 13      ;
; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                      ; 27      ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                 ; 4       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                              ; 3       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                 ; 5       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                 ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0     ; 7       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                 ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6        ; 4       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0    ; 6       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9       ; 4       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Blue[6]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Led70[3]                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_counter[2]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Red[2]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Green[5]                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|counter_dly[1]                                                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|base_read_addr[19]                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Config[7]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mADDR[15]                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                              ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|read_green[6]                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mWR                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mRD                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_west|count[1]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_east|count[2]                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|CMD[0]                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|ST[2]                                                                                     ;
; 130:1              ; 2 bits    ; 172 LEs       ; 4 LEs                ; 168 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[3]                                                                                           ;
; 130:1              ; 5 bits    ; 430 LEs       ; 10 LEs               ; 420 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[5]                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|ImgNum[7]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|current_img[2]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|Selector25                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for i2c_touch_config:i2c_touch_config_inst  ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al           ;
+------------------------------+-------+------+------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO ;
+----------------+-------------------------+-------------------------------+
; Parameter Name ; Value                   ; Type                          ;
+----------------+-------------------------+-------------------------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary               ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary               ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary               ;
+----------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MySPI:MySPI_instance ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; A_Config       ; 0000000 ; Unsigned Binary                        ;
; A_Status       ; 0000001 ; Unsigned Binary                        ;
; A_Led70        ; 0000010 ; Unsigned Binary                        ;
; A_Red          ; 0000011 ; Unsigned Binary                        ;
; A_Green        ; 0000100 ; Unsigned Binary                        ;
; A_Blue         ; 0000101 ; Unsigned Binary                        ;
; A_ImgNum       ; 0000110 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                       ;
; REF_PER        ; 1024  ; Signed Integer                                       ;
; SC_CL          ; 3     ; Signed Integer                                       ;
; SC_RCD         ; 3     ; Signed Integer                                       ;
; SC_RRD         ; 7     ; Signed Integer                                       ;
; SC_PM          ; 1     ; Signed Integer                                       ;
; SC_BL          ; 1     ; Signed Integer                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                              ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                           ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                           ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                              ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                           ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                           ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst ;
+------------------------+-------+------------------------------------------------+
; Parameter Name         ; Value ; Type                                           ;
+------------------------+-------+------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                 ;
; V_LINE                 ; 525   ; Signed Integer                                 ;
; Horizontal_Blank       ; 46    ; Signed Integer                                 ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                 ;
; Vertical_Blank         ; 23    ; Signed Integer                                 ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                 ;
+------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 384000               ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; rom.mif              ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9fa1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                 ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                 ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                 ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                 ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                 ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                   ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                        ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                        ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                        ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                        ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                        ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                        ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                        ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                        ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                        ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                        ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                        ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                        ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                        ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                        ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                        ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                        ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                        ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 19           ; Untyped                            ;
; LPM_WIDTHB                                     ; 10           ; Untyped                            ;
; LPM_WIDTHP                                     ; 29           ; Untyped                            ;
; LPM_WIDTHR                                     ; 29           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_tgt     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 19           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                               ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                               ;
;     -- NUMWORDS_A                         ; 384000                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 4                                                 ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 19                                                ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 29                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; lpm_mult:Mult2                                    ;
;     -- LPM_WIDTHA                     ; 8                                                 ;
;     -- LPM_WIDTHB                     ; 19                                                ;
;     -- LPM_WIDTHP                     ; 27                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; lpm_mult:Mult1                                    ;
;     -- LPM_WIDTHA                     ; 5                                                 ;
;     -- LPM_WIDTHB                     ; 20                                                ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                 ;
;     -- LPM_WIDTHB                     ; 20                                                ;
;     -- LPM_WIDTHP                     ; 28                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"                                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_TOUCH_COUNT ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "oREG_TOUCH_COUNT[3..2]" have no fanouts ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst"                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR     ; Input  ; Warning  ; Input port expression (23 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "WR1_MAX_ADDR[23..23]" will be connected to GND.                           ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MySPI:MySPI_instance"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Config[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 1195                        ;
;     CLR               ; 307                         ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 415                         ;
;     ENA CLR           ; 217                         ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 39                          ;
;     SLD               ; 7                           ;
;     plain             ; 100                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 1619                        ;
;     arith             ; 390                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 312                         ;
;         3 data inputs ; 76                          ;
;     normal            ; 1229                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 252                         ;
;         4 data inputs ; 730                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 95                          ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 3.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Feb 10 18:43:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v Line: 39
Warning (12019): Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v Line: 39
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 50
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v Line: 47
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 640
Info (12021): Found 3 design units, including 3 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: DE0_NANO File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 15
    Info (12023): Found entity 2: touch_buffer File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 541
    Info (12023): Found entity 3: reset_delay File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 579
Info (12021): Found 1 design units, including 1 entities, in source file mtl_pll.v
    Info (12023): Found entity 1: MTL_PLL File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MySPI.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: RAM_PLL File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file loading_rom.v
    Info (12023): Found entity 1: Loading_ROM File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v Line: 39
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(125) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 125
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(127) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 127
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(128) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 128
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(131) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 131
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(133) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 133
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(137) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 137
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(138) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 138
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(139) has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 139
Info (12128): Elaborating entity "MySPI" for hierarchy "MySPI:MySPI_instance" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 230
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "MTL_PLL:MTL_PLL_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 249
Info (12128): Elaborating entity "altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v Line: 94
Info (12133): Instantiated megafunction "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mtl_pll_altpll.v Line: 30
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "RAM_PLL:RAM_PLL_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 259
Info (12128): Elaborating entity "altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v Line: 94
Info (12133): Instantiated megafunction "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/ram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 293
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:sdram_control_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 340
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 342
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 390
Info (12128): Elaborating entity "control_interface" for hierarchy "sdram_control:sdram_control_inst|control_interface:u_control_interface" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 241
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "sdram_control:sdram_control_inst|command:u_command" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v Line: 279
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 274
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 284
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v Line: 83
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf Line: 78
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 304
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v Line: 83
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf Line: 76
Info (12128): Elaborating entity "mtl_controller" for hierarchy "mtl_controller:mtl_controller_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 433
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(154): truncated value with size 32 to match size of target (19) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 154
Info (12128): Elaborating entity "Loading_ROM" for hierarchy "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v Line: 84
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v Line: 84
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fa1.tdf
    Info (12023): Found entity 1: altsyncram_9fa1 File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_9fa1" for hierarchy "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/decode_hua.tdf Line: 23
Info (12128): Elaborating entity "decode_hua" for hierarchy "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated|decode_hua:rden_decode" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component|altsyncram_9fa1:auto_generated|mux_qob:mux2" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf Line: 43
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "i2c_touch_config:i2c_touch_config_inst" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 501
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "touch_buffer" for hierarchy "touch_buffer:touch_buffer_west" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 515
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 42
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 76
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 110
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 144
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 178
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 212
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 246
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 280
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 314
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 348
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 382
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 416
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 450
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 484
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 518
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf Line: 552
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|Mult0" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 450
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 395
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 318
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 154
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|lpm_mult:Mult0" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 154
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf
    Info (12023): Found entity 1: mult_tgt File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mult_tgt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 450
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 450
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 395
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 395
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 318
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 318
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[4]" and its non-tri-state driver. File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[5]" and its non-tri-state driver. File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 134
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 147
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 41
Info (13000): Registers with preset signals will power-up high File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv Line: 108
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[11]~1" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[12]~5" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[13]~9" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[14]~13" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[15]~17" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[16]~21" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[17]~25" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[18]~29" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[19]~33" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[20]~37" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[21]~41" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[22]~45" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[23]~49" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~1" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~5" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~9" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~13" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~17" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~21" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~25" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~29" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~33" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~37" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~41" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~45" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~49" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~1" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~5" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~9" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~13" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~17" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~21" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~25" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~29" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~33" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~37" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~45" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v Line: 437
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_2[4]~synth" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
    Warning (13010): Node "GPIO_2[5]~synth" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 143
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 125
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 127
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 128
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 131
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 133
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 137
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 138
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 139
Info (286030): Timing-Driven Synthesis is running
Info (17049): 135 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|done" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|i2c_al" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sto" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|rd" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|wr" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sta" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|ack" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 80
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v Line: 281
Info (144001): Generated suppressed messages file E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf Line: 38
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 126
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 132
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 140
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 144
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 144
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 144
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 148
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv Line: 148
Info (21057): Implemented 2447 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 2198 logic cells
    Info (21064): Implemented 95 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 875 megabytes
    Info: Processing ended: Wed Feb 10 18:43:58 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg.


