###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       241580   # Number of WRITE/WRITEP commands
num_reads_done                 =       731424   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       532948   # Number of read row buffer hits
num_read_cmds                  =       731427   # Number of READ/READP commands
num_writes_done                =       241592   # Number of read requests issued
num_write_row_hits             =       199595   # Number of write row buffer hits
num_act_cmds                   =       241367   # Number of ACT commands
num_pre_cmds                   =       241340   # Number of PRE commands
num_ondemand_pres              =       216892   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9460730   # Cyles of rank active rank.0
rank_active_cycles.1           =      9254321   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       539270   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       745679   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       912033   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10630   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4182   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4483   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6234   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10246   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1795   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          924   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1480   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          752   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20262   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          384   # Write cmd latency (cycles)
write_latency[40-59]           =          728   # Write cmd latency (cycles)
write_latency[60-79]           =         1385   # Write cmd latency (cycles)
write_latency[80-99]           =         2835   # Write cmd latency (cycles)
write_latency[100-119]         =         4123   # Write cmd latency (cycles)
write_latency[120-139]         =         6221   # Write cmd latency (cycles)
write_latency[140-159]         =         8965   # Write cmd latency (cycles)
write_latency[160-179]         =        10939   # Write cmd latency (cycles)
write_latency[180-199]         =        12616   # Write cmd latency (cycles)
write_latency[200-]            =       193367   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       281144   # Read request latency (cycles)
read_latency[40-59]            =        83790   # Read request latency (cycles)
read_latency[60-79]            =       119412   # Read request latency (cycles)
read_latency[80-99]            =        42911   # Read request latency (cycles)
read_latency[100-119]          =        34541   # Read request latency (cycles)
read_latency[120-139]          =        30410   # Read request latency (cycles)
read_latency[140-159]          =        17507   # Read request latency (cycles)
read_latency[160-179]          =        13057   # Read request latency (cycles)
read_latency[180-199]          =        10109   # Read request latency (cycles)
read_latency[200-]             =        98542   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20597e+09   # Write energy
read_energy                    =  2.94911e+09   # Read energy
act_energy                     =   6.6038e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5885e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57926e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9035e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7747e+09   # Active standby energy rank.1
average_read_latency           =      116.788   # Average read request latency (cycles)
average_interarrival           =      10.2772   # Average request interarrival latency (cycles)
total_energy                   =  1.78151e+10   # Total energy (pJ)
average_power                  =      1781.51   # Average power (mW)
average_bandwidth              =      8.30307   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       261802   # Number of WRITE/WRITEP commands
num_reads_done                 =       747941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       527980   # Number of read row buffer hits
num_read_cmds                  =       747941   # Number of READ/READP commands
num_writes_done                =       261812   # Number of read requests issued
num_write_row_hits             =       204013   # Number of write row buffer hits
num_act_cmds                   =       278824   # Number of ACT commands
num_pre_cmds                   =       278795   # Number of PRE commands
num_ondemand_pres              =       255123   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9379456   # Cyles of rank active rank.0
rank_active_cycles.1           =      9344012   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       620544   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       655988   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       949922   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9674   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4086   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4451   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6280   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10276   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1728   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          872   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1534   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          724   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20210   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          540   # Write cmd latency (cycles)
write_latency[40-59]           =          768   # Write cmd latency (cycles)
write_latency[60-79]           =         1428   # Write cmd latency (cycles)
write_latency[80-99]           =         2890   # Write cmd latency (cycles)
write_latency[100-119]         =         4294   # Write cmd latency (cycles)
write_latency[120-139]         =         6557   # Write cmd latency (cycles)
write_latency[140-159]         =         9720   # Write cmd latency (cycles)
write_latency[160-179]         =        12028   # Write cmd latency (cycles)
write_latency[180-199]         =        13771   # Write cmd latency (cycles)
write_latency[200-]            =       209787   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       268642   # Read request latency (cycles)
read_latency[40-59]            =        82295   # Read request latency (cycles)
read_latency[60-79]            =       129210   # Read request latency (cycles)
read_latency[80-99]            =        45578   # Read request latency (cycles)
read_latency[100-119]          =        36670   # Read request latency (cycles)
read_latency[120-139]          =        32588   # Read request latency (cycles)
read_latency[140-159]          =        18661   # Read request latency (cycles)
read_latency[160-179]          =        14033   # Read request latency (cycles)
read_latency[180-199]          =        11036   # Read request latency (cycles)
read_latency[200-]             =       109225   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.30692e+09   # Write energy
read_energy                    =   3.0157e+09   # Read energy
act_energy                     =  7.62862e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97861e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.14874e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85278e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83066e+09   # Active standby energy rank.1
average_read_latency           =      121.737   # Average read request latency (cycles)
average_interarrival           =      9.90333   # Average request interarrival latency (cycles)
total_energy                   =  1.80863e+10   # Total energy (pJ)
average_power                  =      1808.63   # Average power (mW)
average_bandwidth              =      8.61656   # Average bandwidth
