{"vcs1":{"timestamp_begin":1727431831.531844780, "rt":16.29, "ut":13.95, "st":1.23}}
{"vcselab":{"timestamp_begin":1727431847.908073392, "rt":3.10, "ut":2.08, "st":0.18}}
{"link":{"timestamp_begin":1727431851.096613678, "rt":1.56, "ut":0.63, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727431830.779208087}
{"VCS_COMP_START_TIME": 1727431830.779208087}
{"VCS_COMP_END_TIME": 1727431904.795564931}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog1 +no_notifier +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog1"}
{"vcs1": {"peak_mem": 421300}}
{"vcselab": {"peak_mem": 263552}}
