===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4040 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3061 ( 13.6%)    0.3061 ( 21.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2611 ( 11.6%)    0.2611 ( 18.6%)    Parse modules
    0.0404 (  1.8%)    0.0404 (  2.9%)    Verify circuit
    1.8317 ( 81.1%)    0.9771 ( 69.6%)  'firrtl.circuit' Pipeline
    0.0315 (  1.4%)    0.0315 (  2.2%)    LowerFIRRTLAnnotations
    0.1864 (  8.3%)    0.0989 (  7.0%)    'firrtl.module' Pipeline
    0.0747 (  3.3%)    0.0394 (  2.8%)      DropName
    0.1117 (  4.9%)    0.0595 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0097 (  0.4%)    0.0054 (  0.4%)    'firrtl.module' Pipeline
    0.0096 (  0.4%)    0.0054 (  0.4%)      LowerCHIRRTLPass
    0.0116 (  0.5%)    0.0116 (  0.8%)    InferWidths
    0.0335 (  1.5%)    0.0335 (  2.4%)    MemToRegOfVec
    0.0605 (  2.7%)    0.0605 (  4.3%)    InferResets
    0.0045 (  0.2%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0116 (  0.5%)    0.0116 (  0.8%)    WireDFT
    0.0942 (  4.2%)    0.0942 (  6.7%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0756 (  3.3%)    0.0406 (  2.9%)    'firrtl.module' Pipeline
    0.0739 (  3.3%)    0.0396 (  2.8%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      SFCCompat
    0.0150 (  0.7%)    0.0150 (  1.1%)    CheckCombCycles
    0.0042 (  0.2%)    0.0042 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5829 ( 25.8%)    0.3222 ( 23.0%)    'firrtl.module' Pipeline
    0.5484 ( 24.3%)    0.3049 ( 21.7%)      Canonicalizer
    0.0328 (  1.5%)    0.0172 (  1.2%)      InferReadWrite
    0.0149 (  0.7%)    0.0149 (  1.1%)    PrefixModules
    0.0033 (  0.1%)    0.0033 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0218 (  1.0%)    0.0218 (  1.6%)    Inliner
    0.0309 (  1.4%)    0.0309 (  2.2%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0099 (  0.4%)    0.0099 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1232 (  5.5%)    0.1232 (  8.8%)    'firrtl.module' Pipeline
    0.0078 (  0.3%)    0.0078 (  0.6%)      DropName
    0.1153 (  5.1%)    0.1153 (  8.2%)      Canonicalizer
    0.0124 (  0.5%)    0.0124 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0468 (  2.1%)    0.0468 (  3.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0395 (  1.7%)    0.0395 (  2.8%)  'hw.module' Pipeline
    0.0104 (  0.5%)    0.0104 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0189 (  0.8%)    0.0189 (  1.3%)    Canonicalizer
    0.0075 (  0.3%)    0.0075 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0027 (  0.1%)    0.0027 (  0.2%)    HWCleanup
    0.0044 (  0.2%)    0.0044 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0042 (  0.2%)    0.0042 (  0.3%)    PrettifyVerilog
    0.0040 (  0.2%)    0.0040 (  0.3%)  StripDebugInfoWithPred
    0.0239 (  1.1%)    0.0239 (  1.7%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.2587 (100.0%)    1.4040 (100.0%)  Total

{
  totalTime: 1.415,
  maxMemory: 71057408
}
