

================================================================
== Vivado HLS Report for 'mq_pointer_table'
================================================================
* Date:           Mon Mar  1 13:03:43 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%empty = call { i16, i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 6 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_key_V = extractvalue { i16, i16, i16, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 7 'extractvalue' 'tmp_key_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_entry_head_V = extractvalue { i16, i16, i16, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 8 'extractvalue' 'tmp_entry_head_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_entry_tail_V = extractvalue { i16, i16, i16, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 9 'extractvalue' 'tmp_entry_tail_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_entry_valid = extractvalue { i16, i16, i16, i1 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 10 'extractvalue' 'tmp_entry_valid' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%mq_lockedKey_V_load = load i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 11 'load' 'mq_lockedKey_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mq_isLocked_load = load i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 12 'load' 'mq_isLocked_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 13 'nbreadreq' 'tmp_52' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mq_wait_load = load i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 14 'load' 'mq_wait_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mq_request_key_V_loa = load i16* @mq_request_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 15 'load' 'mq_request_key_V_loa' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %tmp_52, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 16 'xor' 'xor_ln146' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %mq_wait_load, %xor_ln146" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 17 'or' 'or_ln146' <Predicate = (!tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %or_ln146, label %._crit_edge4.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 18 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%empty_430 = call { i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 19 'read' 'empty_430' <Predicate = (!tmp & !or_ln146)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_key_V_4 = extractvalue { i16, i1 } %empty_430, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 20 'extractvalue' 'tmp_key_V_4' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_lock = extractvalue { i16, i1 } %empty_430, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 21 'extractvalue' 'tmp_lock' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "store i16 %tmp_key_V_4, i16* @mq_request_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:93->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 22 'store' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.28ns)   --->   "%and_ln149 = and i1 %tmp_lock, %mq_isLocked_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 23 'and' 'and_ln149' <Predicate = (!tmp & !or_ln146)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %and_ln149, label %4, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 24 'br' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i16 %tmp_key_V_4 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 25 'zext' 'zext_ln544_6' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add_1 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 26 'getelementptr' 'ptr_table_head_V_add_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 27 'load' 'tmp_head_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add_1 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 28 'getelementptr' 'ptr_table_tail_V_add_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 29 'load' 'tmp_tail_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_1 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 30 'getelementptr' 'ptr_table_valid_addr_1' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.23ns)   --->   "%tmp_valid = load i1* %ptr_table_valid_addr_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 31 'load' 'tmp_valid' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_lock, label %5, label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:156]   --->   Operation 32 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:158]   --->   Operation 33 'store' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.65>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "store i16 %tmp_key_V_4, i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:159]   --->   Operation 34 'store' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.65>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:151]   --->   Operation 35 'store' <Predicate = (!tmp & !or_ln146 & and_ln149)> <Delay = 0.65>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %mq_wait_load, label %7, label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:163]   --->   Operation 36 'br' <Predicate = (!tmp & or_ln146)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %mq_isLocked_load, label %._crit_edge10.i, label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:165]   --->   Operation 37 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i16 %mq_request_key_V_loa to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 38 'zext' 'zext_ln544_7' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add_2 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 39 'getelementptr' 'ptr_table_head_V_add_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 40 'load' 'tmp_head_V_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add_2 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 41 'getelementptr' 'ptr_table_tail_V_add_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 42 'load' 'tmp_tail_V_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_2 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 43 'getelementptr' 'ptr_table_valid_addr_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 44 'load' 'tmp_valid_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "store i1 true, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:168]   --->   Operation 45 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "store i16 %mq_request_key_V_loa, i16* @mq_lockedKey_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:169]   --->   Operation 46 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "store i1 false, i1* @mq_wait, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:170]   --->   Operation 47 'store' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.65>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %tmp_key_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 48 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ptr_table_head_V_add = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 49 'getelementptr' 'ptr_table_head_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.23ns)   --->   "store i16 %tmp_entry_head_V, i16* %ptr_table_head_V_add, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 50 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_add = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 51 'getelementptr' 'ptr_table_tail_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "store i16 %tmp_entry_tail_V, i16* %ptr_table_tail_V_add, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 52 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 53 'getelementptr' 'ptr_table_valid_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "store i1 %tmp_entry_valid, i1* %ptr_table_valid_addr, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 54 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 55 [1/1] (1.10ns)   --->   "%icmp_ln879 = icmp eq i16 %mq_lockedKey_V_load, %tmp_key_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 55 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %1, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 56 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.65ns)   --->   "store i1 false, i1* @mq_isLocked, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:143]   --->   Operation 57 'store' <Predicate = (tmp & icmp_ln879)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerReqFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerReqFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerRspFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerUpdFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:123]   --->   Operation 67 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i16]* @ptr_table_head_V, [500 x i16]* @ptr_table_tail_V, [500 x i1]* @ptr_table_valid, [1 x i8]* @p_str112, [13 x i8]* @p_str87, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 69 'load' 'tmp_head_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 70 'load' 'tmp_tail_V' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%tmp_valid = load i1* %ptr_table_valid_addr_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 71 'load' 'tmp_valid' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 72 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V, i16 %tmp_tail_V, i1 %tmp_valid) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 72 'write' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:160]   --->   Operation 73 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149 & tmp_lock)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 74 'br' <Predicate = (!tmp & !or_ln146 & !and_ln149)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:152]   --->   Operation 75 'br' <Predicate = (!tmp & !or_ln146 & and_ln149)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:162]   --->   Operation 76 'br' <Predicate = (!tmp & !or_ln146)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 77 'load' 'tmp_head_V_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 78 'load' 'tmp_tail_V_2' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 79 [1/2] (1.23ns)   --->   "%tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 79 'load' 'tmp_valid_3' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.23> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V_3, i16 %tmp_tail_V_2, i1 %tmp_valid_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 80 'write' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:171]   --->   Operation 81 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:172]   --->   Operation 82 'br' <Predicate = (!tmp & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 83 'br' <Predicate = (!tmp & or_ln146)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %"mq_pointer_table<500>.exit""   --->   Operation 84 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:144]   --->   Operation 85 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %"mq_pointer_table<500>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:145]   --->   Operation 86 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'mq_pointerUpdFifo_V_s' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139) [91]  (1.84 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	fifo read on port 'mq_pointerReqFifo_V_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148) [40]  (1.84 ns)
	'getelementptr' operation ('ptr_table_head_V_add_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) [48]  (0 ns)
	'load' operation ('tmp.head.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) on array 'ptr_table_head_V' [49]  (1.24 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	'load' operation ('tmp.head.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) on array 'ptr_table_head_V' [49]  (1.24 ns)
	fifo write on port 'mq_pointerRspFifo_V_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155) [54]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
