// Seed: 3934637601
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input wor module_0,
    output tri id_9
);
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input tri id_2,
    output wire id_3,
    output tri0 id_4,
    input supply0 id_5
);
  always @(1, posedge $display) begin
    id_0 = #(id_1 == 1) id_1;
  end
  module_0(
      id_3, id_5, id_2, id_5, id_2, id_2, id_5, id_5, id_2, id_3
  );
endmodule
