1 
 
?????? 
?????????????????????????????????
??????? DVD??????GPS?????????????????
?????????? LED??????????????????????
????????????????????????????????
15~25%??????????? 50% ??????????????????
???? 
????????????????????? 2050????????
???????????????????????????????????
???????????????????????????????????
???????? Tesla ???????????????????????
???????????????????????????????????
80% ??? 
? 1??????????????????????????????
???????????????????????????????????
???????????????? 300?????????????????
?????? 500?????????? 1000??????????????
???????????????????????????????????
???????????????????????????????????
??????????????????????????????????? 
 
? 1????????? 
? 2??????????????????????????????
???????????????????????????????????
?????????????????????????????????? 
3 
 
  ??????ADC?????? 10?????? 10MS/s???????
?????????? ADC ???????(pipelined)??????????
???(successive approximation, SA)???????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?? 
??????????????????????SAR ADC??????
??????????????????????????????? DAC?
?? ADC??????? DAC????????????? DAC?????
???????????? ADC ???????????????????
??????????????????????????????????
????????????????????????????? SAR ADC?
???????????????????????????????????
???????? 
 
 
 
 
 
 
 
                                          
 
? 4?????????????????????????????? 
 
??? SAR ADC???? 4???????? SAR ADC???????
???????????????????????????????????
?????????????? ADC???????? 
???????????? 2-D???????????????????
5 
 
???? 0.1%????????????? C????? 12????????
?? 211*C??????????±0.1%???????????????
(-0.1%)?????? 211*C*0.999??????????????? 1/2Vref (Vref
??? 1v) ???? 0.5??????????????????? 0.4995??
???????????????????????????? 0.5m-V???
?? 1/2LSB (1LSB?? 0.24m-V)? 
 
 
? 5??????????????????? 
 
??????? split DAC??????????? 6??? 
C1 C2 C3 C4C0 C6C5
CC C7 C8 C9 C10 C11
C1 C2 C3 C4C0 C6C5
C7 C8 C9 C10 C11CC
VSS
VSS
Vin
Vip
2Φ
SA
SA
12D   ~D1
1Φ 2Φ 3Φ
2Φ1Φ
Vcin
S1
C12
S12
CD
C12
S12
CD
Vcip
VREF
VREF
CE
CE
3Φ
S9S8 S10
S2 S3 S4
DACn
S5 S6S1S0
S11S7
S9S8 S10
S2 S3 S4 S5 S6S0
S11S7SB
DACp
Controller
+
-
Comp D
Eql
SAR/CALS12~S0
SA
SD
SD
SE
SE
 
?????????? SAR ADC?? 
 
???????????????? 
 
A. ?????? (S/H) 
??? SN?? bootstrapping????????????????????
Constant Vgs?????? S/H????? 
? 7?????????????????? Bootstrapping??????
N3???????? 2VDD-∆V????? N10?????????????
7 
 
 
? 8?????MSB???????????????????MSB?? 
????? 
 
 
 
y ?????????? 
????????????????????????????? VREF/2??
??MSB???????????? VREF/2? 
 
? 9?????MSB??????????????????????? 
 
y ???: Bit-cycling 
?? SAR ??????????????????????????????
??MSB??????? 
MSB
T
MSB
subMSBMSBMSBTMSB
TMSBMSB
CCC
CCCCCC
CCC
∆−=
+++=−=
≡+
−−
2
...21
9 
 
????????????????????????????? VREF/2??
??MSB???????????? VREF/2? 
 
? 12?????MSB??????????????????????? 
y ???: Bit-cycling 
?? SAR??????????????????????????????
??MSB??????? 
 
? 13?????MSB?????????????????Bit-cycling 
?????????? 
 
 
 
?????????????MSB???????????????????
???? 
 
??????????????????? 
E
T
MSB
T
sub
T
MSB
REF
dac
D
C
C
C
C
C
C
V
V
=∆⇒
∆+∆−=→
2
1
2
1
11 
 
 
 
 
 
 
 
 
 
 
? 17???? 
 
D. ???? 
    ?????????????????????????????????
?? TSMC??? digital cell library? netlist???????????????
???????????? digital cell library ??? 
? ADC?? CIC 90nm?????????????? 18??? 
 
? 18?SAR ADC??? 
???????????? 9MS/s? 1.2V????????? 
 
????(DNL & INL) ????? 
13 
 
0 1 2 3 4
x 10
6
-100
-80
-60
-40
-20
0
Frequency (Hz)
P
S
D
(d
B
F
S
/b
in
)
SNDR=54.6 dB
ENOB=8.78 bits 
 
? 21????????? 
 
0 1 2 3 4
x 10
6
-100
-80
-60
-40
-20
0
Frequency (Hz)
P
S
D
(d
B
F
S
/b
in
)
SNDR=56.27 dB
ENOB=9.1 bits 
 
? 22????????? 
 
    ??? 21? 22????????? noise floor????????????
?????????????????????????????????
SNDR????????????????????????????? 
0.5 1 1.5 2 2.5 3 3.5 4 4.5
x 10
6
0
10
20
30
40
50
60
Stimulus Frequency (Hz)
S
N
D
R
 (
dB
)
Before calibration
After calibration 
 
? 23?????? fin vs. SNDR 
15 
 
 
? 25???????? 
 
? ICL?????? 8?? LSB????????????? 8?????
(cycle)??????? ICL????? 8?? LSB???????????? ICL
? LSB? ICM??????? 11? Cycle????????????????
?? 14???????? ICM? ICL????????(2)???WCL_m?WCM_n
??????? ICL_m? ICM_n??? 8?? LSB???? 
                              
                               
0_
0
8
1
_
14
1
___
0_
8
1
0___
IW
IIwIwII
IW
IIwII
nCM
j
jLSBj
i
iCLinCMnCM
mCL
j
jLSBjmCLmCL
⋅=
++=∆+
⋅=
+=∆+
∑∑
∑
==
=
(2) 
 
    ?????????????????????? I0???????
(WCM_n?WCL_m)?????????????????????????
????????????????????(u1~14, t1~14, s1~8)?????
???????????????u1~14???? 14? ICM????????
t1~14???? 14? ICL????????s1~8????? ILSB??????
?????????????? 26??? 
 
17 
 
 
? 27?????? 
  
 
? 28?????? 
 
 
    ???? TSMC 0.18um 1P6M CMOS process??? DAC?? 29?? CS 
DAC?????????? 1.17 mm x 1.41 mm??? core???? 0.66 mm x 
0.75 mm? 
 
? 29?CS DAC???? 
19 
 
? 32??????????? 1MHz?????? 100MHz??????
??? SFDR???? 
 
 
? 33?SFDR ???????? 
 
 
? 34?SFDR???????? 
 
Technology TSMC 1P6M 0.18µm CMOS 
Area 0.49 mm2 
Supply Voltage 1.8 V / 3.3 V 
Resolution 14 bits 
Sampling rate 100 MS/s 
DNL 
INL 
25 LSB 
34LSB 
SFDR@ Fin=1MHz 57.3 dBc 
? 1?CS DAC performance summary 
 
21 
 
???? 
 
1. M. D. Scott, B.E. Boser, K.S.J. Pister, “An Ultra-Low Power ADC for 
Distributed Sensor Networks,” in IEEE ESSCIRC proceedings, September 24-. 
26 2002, Firenze, Italy. 
2. R. Gregorian and G. Temes , “Analog MOS Integrated Circuits for Signal 
Processing , ” John Wiley & Sons, Inc., 1986. 
3. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: 
McGraw-Hill Companies, Inc. 2001 
4. A. Acharya, P.J. Hurst, and S.H. Lewis, “Thermal Noise from Switches in a 
Switched-Capacitor Gain Stage,” Proc. of the Southwest Symp. on Mixed-Signal 
Design, pp. 121-126, Las Vegas, Feb. 2003. 
5. J. Sauerbrey, D. Schmitt-Landsiedel and R. Thewes, “A 0.5-V 1-µW successive 
approximation ADC,” IEEE J. Solid-State Circuits, Vol. 38, No.7, 1261- 1265, 
2003. 
6. P. E. Allen ,and D. R. Holberg, CMOS Analog Circuit Design, New York Oxford, 
Second Edition, 2002  
7. D. A. Johns, and K. Martin, Analog Integrated Circuit Design, John Wiley & 
Sons, Inc., 1997 
8. A. S. Sedra and K. C. Smith, Microelectronic Circuits, 4th Ed., Oxford 
University Press, 1998 
9. T. Yoshida, M. Akagi, M. Sasaki, and A. Iwata, “A 1V supply successive 
approximation ADC with rail-to-rail input voltage range,” IEEE International 
Symposium on Circuits and Systems (ISCAS), Vol. 1, pp. 192-195, May 2005 
10. J. Crols and M. Steyaert, “Switched-opamp: An approach to realize full CMOS 
switched-capacitor filters at very low power supply,” IEEE J. Solid-State 
Circuits, Vol. 29, No. 8, pp. 936–942, Aug. 1994. 
11. A. Baschirotto and R. Castello, “A 1-V 1.8-MHz CMOS switched-opamp SC 
filter with rail-to-rail output swing,” IEEE J. Solid-State Circuits, Vol. 32, No. 
12, pp. 1979–1986, Dec. 1997. 
12. T. Cho and P. R. Gray, “A 10 b, 20 Msamples/s, 35 mW pipeline A/D 
converter,” IEEE J. Solid-State Circuits, Vol. 30, No. 3, pp. 166–172, Mar. 1995. 
13. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 
0.8-µm CMOS," IEEE J. Solid-State Circuits, Vol.32, No. 6, pp. 783-796, June, 
1997. 
14. N. Verma and A. P. Chandrakasan, “A 25µW 100KS/s 12b ADC for wireless 
micro-Sensor applications,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) 
Digest of Technical Papers, pp. 822–831, 2006 
15. C. J. B. Fayomi, G. W. Roberts, and M. Sawan, “A 1-V, 10-bit rail-to-rail 
successive approximation Analog-to-Digital converter in standard 0.18µm 
CMOS technology,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 
460–463, 2001. 
23 
 
technique and QN rotated walk switching scheme,” IEEE Trans. Circuits and 
System— II, Exp. Briefs, vol. 53, no. 11, pp. 1264–1268, Nov. 2006. 
31. Tao Chen, and G. G. E. Gielen,” A 14-bit 200-MHz Current-Steering DAC With 
Switching-Sequence Post-Adjustment Calibration,” IEEE J. Solid-State Circuits, 
vol. 42, no. 11, pp. 347-350, Nov. 2007. 
32. S.-C. Liang and H.-C. Hong, “A Digitally Testable Σ-∆ Modulator using the 
Decorrelating Design-for-Digital-Testability Scheme,” IEEE Transactions on 
Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 3, pp. 503-507, 2011.  
33. S.-F. Hung and H.-C. Hong, "A Fully Integrated Built-in Self-Test Sigma-Delta 
ADC on a Wireless Test Platform," Proceedings of IEEE International 
Mixed-Signals, Sensors, and Systems Test Workshop (IMS3TW'11), Santa 
Barbara, California, May, 2011 
34. S.-F. Hung and H.-C. Hong, “Design of a Design-for-Digital-Testability 
Third-Order Sigma-Delta Modulator,” Proceedings of IEEE International 
Mixed-Signals, Sensors, and Systems Test Workshop (IMS3TW'11), Santa 
Barbara, California, May, 2011 
35. K.-M. Lei and H.-C. Hong “A 12-bit 25MS/s Asynchronous SAR ADC,” 
Proceedings of the 21th VLSI Design/CAD Symposium, Yun-Lin, Aug., 2011 
36. H.-C. Hong, “A study on analog fault models,” The 5th VLSI Test Technology 
Workshop (VTTW), Xi-Tou, Jul., 2011 
37. S.-F. Hung and H.-C. Hong, ?A Fully Integrated Built-in Self-Test Σ ∆ ADC 
on the Wireless Test Platform,?The 4th VLSI Test Technology Workshop 
(VTTW), Yi-Lan, Aug., 2010 
 
???????? 
??????????????????????????? 2011/5/15 ??
?????????????? IEEE International Mixed-Signals, Sensors, 
and Systems Test Workshop (IMS3TW)?????????????????
????????session chair???????????? 5/15 18:40??
???????????????????? 5/15 15:25 ????? LAX??
???????????????? Santa Barbara?Santa Barbara????
??????????????????????????????????
????check in??? 
    ????? 8?????? Dr. K.-T. Tim Cheng???????????
UIUC ??? Dr. Naresh R. Shanbhag?????keynote speech?????
???System-assisted mixed-signal design??????????????
mixed-signal design??????????????????? Paper 
Session 2: Converter Testing I ?session chair? 
    ???????????????????A fully integrated BIST ADC 
on a wireless test platform???????????????????(BIST)
?????????????ADC ? BIST ????????????????
ADC ?????????????????special industrial session??
?????? Current Industrial Practices for Analog/Mixed-Signal/RF IC 
Test??????? Texas Instruments?Intel?Qualcomm????????
???? 
    ?????????????????Design of a 
design-for-digital-testability third-order Σ−∆ modulator??????
???????????????(design-for-digital-testability)???
??????????????????????????????????
15:30??????????????????? LAX??????? 5/19 ?
? 1:15 ??????? 5/20 6:20???????????????? 
 
(??) 
1. "A Fully Integrated Built-in Self-Test Sigma-Delta ADC on a 
Wireless Test Platform," 
2. “Design of a Design-for-Digital-Testability Third-Order 
Sigma-Delta Modulator,” 
 
??????????????? 
 
?????(??)????? Tim Cheng(??)?????? J.-L. Huang(??) 
????? 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：洪浩喬 計畫編號：99-2220-E-009-023- 
計畫名稱：具通信功能之車用功率系統晶片--子計畫一：車用電源線通訊系統之類比前端積體電路設
計(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 10%  
研究報告/技術報告 0 0 100%  
研討會論文 3 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 2 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 0 100%  
博士生 1 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 1 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 ■未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
目前 
1.循序漸近式(SA)類比數位轉換器(ADC)之前景校正技術已通過校內審查，申請我國及美
國專利中。 
2.電流導向式(current-steering)數位類比轉換器(DAC)之校正技術已通過校內審查，申
請我國專利中。 
 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
本計畫發展出兩種嶄新的校正技術包含： 
1.循序漸近式(SA)類比數位轉換器(ADC)之前景校正技術 
循序漸近式類比數位轉換器具有低功耗同時可以提供每秒數百萬次取樣的特點，因而非常
適合應用於車用電源線通訊系統上。然而，循序漸近式類比數位轉換器的有效位元一般來
說會受限於電容的匹配程度。為提高該類類比數位轉換器的精準度，我們提出一種適用於
循序漸近式(SA)類比數位轉換器(ADC)之前景校正技術。此校正技術重複使用原循序漸近
式類比數位轉換器的類比電路元件完成校正工作，所需的額外硬體皆為數位電路，因此具
備低成本與高良率的特點。我們並已完成一 12 位元具前景校正功能之循序漸近式類比數
位轉換器測試晶片的設計與製作，量測結果顯示所提出之校正方法可以將原本±4.8 LSB
之 INL 提升至±2.0 LSB 以內。本技術申請我國及美國專利中。 
2.電流導向式(current-steering)數位類比轉換器(DAC)之校正技術 
車用電源線通訊系統上需要數位類比轉換器將調變後之訊號送出。電流導向式數位類比轉
換器可以直接推動極重的負載，因此非常適合此應用。然而，電流導向式數位類比轉換器
