Info: Starting: Create simulation model
Info: qsys-generate F:\Git\Sonar\FPGA\PhasedArrayController\FIR.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Git\Sonar\FPGA\PhasedArrayController\FIR\simulation --family="MAX 10" --part=10M16SCE144I7G
Progress: Loading PhasedArrayController/FIR.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FIR.fir_compiler_ii_0: PhysChanIn -1, PhysChanOut -1, ChansPerPhyIn -1, ChansPerPhyOut -1, OutputFullBitWidth -1, Bankcount 1, CoefBitWidth 8
Error: FIR.fir_compiler_ii_0: Coefficient bank 0, Symmetric filters require reset coefficients to be matched. Coefficient pair {1(1),29(94)} does not match.
Error: FIR.fir_compiler_ii_0: Output Fractional Full Bit Width should greater than Output Fractional bit width   
Error: FIR.fir_compiler_ii_0: Output Bit Width should be greater than 1
Error: FIR.fir_compiler_ii_0: Port ast_sink_data is not fully defined after elaboration
Error: FIR.fir_compiler_ii_0.avalon_streaming_sink: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: FIR.fir_compiler_ii_0.avalon_streaming_sink: Signal ast_sink_data[-1] of type data must have width [1-8192]
Error: FIR.fir_compiler_ii_0.avalon_streaming_sink: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Error: FIR.fir_compiler_ii_0.avalon_streaming_source: "Data bits per symbol" (dataBitsPerSymbol) -1 is out of range: 1-4096
Error: FIR.fir_compiler_ii_0.avalon_streaming_source: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Info: FIR: Generating FIR "FIR" for SIM_VERILOG
Error: Internal error: STD_LOGIC: Zero or negative width types not supported, it was -1
