# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# ./../Topmodule/QuestaSim/tb_FPU_unit.wlf opened as dataset "tb_FPU_unit"
# add wave vsim:/tb_FPU_unit/*
# Unrecognized dataset prefix: vsim
#  radix -decimal
# decimal
# 
# stdin: <EOF>
add wave -position insertpoint  \
tb_FPU_unit:/tb_FPU_unit/dut/i_fpu_op \
tb_FPU_unit:/tb_FPU_unit/dut/i_floating_a \
tb_FPU_unit:/tb_FPU_unit/dut/i_floating_b \
tb_FPU_unit:/tb_FPU_unit/dut/o_floating_result
add wave -position insertpoint  \
tb_FPU_unit:/tb_FPU_unit/dut/EXP_SUB_UNIT/i_data_a \
tb_FPU_unit:/tb_FPU_unit/dut/EXP_SUB_UNIT/i_data_b \
tb_FPU_unit:/tb_FPU_unit/dut/EXP_SUB_UNIT/o_sub
