vendor_name = ModelSim
source_file = 1, C:/Users/Frost/Documents/GitHub/VHDL/Test_Project/test_project.vhd
source_file = 1, e:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Frost/Documents/GitHub/VHDL/Test_Project/db/test_project.cbx.xml
design_name = hard_block
design_name = mult4x4
instance = comp, \Done~output\, Done~output, mult4x4, 1
instance = comp, \Clk~input\, Clk~input, mult4x4, 1
instance = comp, \Clk~inputclkctrl\, Clk~inputclkctrl, mult4x4, 1
instance = comp, \State[3]~0\, State[3]~0, mult4x4, 1
instance = comp, \State[3]\, State[3], mult4x4, 1
instance = comp, \State[2]~2\, State[2]~2, mult4x4, 1
instance = comp, \State[2]\, State[2], mult4x4, 1
instance = comp, \Equal0~1\, Equal0~1, mult4x4, 1
instance = comp, \Mux12~1\, Mux12~1, mult4x4, 1
instance = comp, \St~input\, St~input, mult4x4, 1
instance = comp, \Mplier[1]~input\, Mplier[1]~input, mult4x4, 1
instance = comp, \Mplier[3]~input\, Mplier[3]~input, mult4x4, 1
instance = comp, \Mcand[0]~input\, Mcand[0]~input, mult4x4, 1
instance = comp, \Add0~0\, Add0~0, mult4x4, 1
instance = comp, \Mcand[3]~input\, Mcand[3]~input, mult4x4, 1
instance = comp, \Mcand[2]~input\, Mcand[2]~input, mult4x4, 1
instance = comp, \Mcand[1]~input\, Mcand[1]~input, mult4x4, 1
instance = comp, \Add0~2\, Add0~2, mult4x4, 1
instance = comp, \Add0~4\, Add0~4, mult4x4, 1
instance = comp, \Add0~6\, Add0~6, mult4x4, 1
instance = comp, \Add0~8\, Add0~8, mult4x4, 1
instance = comp, \ACC[8]~11\, ACC[8]~11, mult4x4, 1
instance = comp, \ACC[8]~1\, ACC[8]~1, mult4x4, 1
instance = comp, \ACC[8]~feeder\, ACC[8]~feeder, mult4x4, 1
instance = comp, \Mux0~0\, Mux0~0, mult4x4, 1
instance = comp, \ACC[8]\, ACC[8], mult4x4, 1
instance = comp, \ACC[4]~9\, ACC[4]~9, mult4x4, 1
instance = comp, \Mux1~0\, Mux1~0, mult4x4, 1
instance = comp, \ACC[4]~10\, ACC[4]~10, mult4x4, 1
instance = comp, \ACC[7]\, ACC[7], mult4x4, 1
instance = comp, \Mux2~0\, Mux2~0, mult4x4, 1
instance = comp, \ACC[6]\, ACC[6], mult4x4, 1
instance = comp, \Mux3~0\, Mux3~0, mult4x4, 1
instance = comp, \ACC[5]\, ACC[5], mult4x4, 1
instance = comp, \Mux4~0\, Mux4~0, mult4x4, 1
instance = comp, \ACC[4]\, ACC[4], mult4x4, 1
instance = comp, \Mux5~0\, Mux5~0, mult4x4, 1
instance = comp, \ACC[1]~7\, ACC[1]~7, mult4x4, 1
instance = comp, \ACC[1]~8\, ACC[1]~8, mult4x4, 1
instance = comp, \ACC[3]\, ACC[3], mult4x4, 1
instance = comp, \Mplier[2]~input\, Mplier[2]~input, mult4x4, 1
instance = comp, \Mux6~0\, Mux6~0, mult4x4, 1
instance = comp, \ACC[2]\, ACC[2], mult4x4, 1
instance = comp, \Mux7~0\, Mux7~0, mult4x4, 1
instance = comp, \ACC[1]\, ACC[1], mult4x4, 1
instance = comp, \ACC~4\, ACC~4, mult4x4, 1
instance = comp, \Mplier[0]~input\, Mplier[0]~input, mult4x4, 1
instance = comp, \ACC~5\, ACC~5, mult4x4, 1
instance = comp, \ACC~6\, ACC~6, mult4x4, 1
instance = comp, \ACC[0]~0\, ACC[0]~0, mult4x4, 1
instance = comp, \Mux8~0\, Mux8~0, mult4x4, 1
instance = comp, \ACC[0]\, ACC[0], mult4x4, 1
instance = comp, \Mux12~0\, Mux12~0, mult4x4, 1
instance = comp, \Mux12~2\, Mux12~2, mult4x4, 1
instance = comp, \State[0]\, State[0], mult4x4, 1
instance = comp, \State[1]~1\, State[1]~1, mult4x4, 1
instance = comp, \State[1]\, State[1], mult4x4, 1
instance = comp, \Equal0~0\, Equal0~0, mult4x4, 1
