# system info covariance on 2023.04.27.14:29:31
system_info:
name,value
DEVICE,1SX280HH3F55I1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for covariance on 2023.04.27.14:29:31
files:
filepath,kind,attributes,module,is_top
sim/covariance.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,covariance,true
covariance_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ecc_pkg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_fast_pipeline.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_loop_admit.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_shift_register_no_reset_dont_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_work_group_limiter.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_work_group_limiter_dspba.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_burst_host.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_loop_exit_reorder_counter.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_function_wrapper.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_function.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B0_runOnce.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B0_runOnce_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B0_runOnce_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B10.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B10_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B10_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B10_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B11.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B11_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond_cleanu0000enter359_covariance3.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit363_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0007iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0007ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond_0000enter359_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_4_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c1_in_for_cond_cleanu0000enter365_covariance8.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit368_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0001iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0001ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c1_in_for_cond_0000enter365_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B11_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B11_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B12.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B12_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body36_s_c0_enter38339_covariance15.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit412_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0008iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0008ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body30000ter38339_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b12_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b12_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_6_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_7_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B12_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B12_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B13.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B13_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_iowr_bl_return_unnamed_covariance8_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi4_push18_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi4_push18_1_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_end60_s_c0_enter429_covariance3.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit431_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0009iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0009ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_end600000enter429_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_wg_limiter_exit_unnamed_9_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_wgl_exit_storage.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B13_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B13_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B1_start.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi1_pop16_4_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop17_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop17_5_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_iord_bl_call_unnamed_covariance0_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_wt_entry_s_c0_enter33_covariance1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter33_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b1_start_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b1_start_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going49_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond50_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c1_in_wt_entry_s_c1_enter_covariance7.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B1_start_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B1_start_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B2.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B2_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi1_push16_1_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B2_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B2_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B3.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B3_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop22_7_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body_s_c0_enter18934_covariance5.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit193_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body_0000ter18934_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b3_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b3_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going45_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond46_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B3_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B3_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B4.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B4_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond_cleanu0000enter197_covariance1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit200_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond_0000enter197_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B4_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B4_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B5.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B5_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body6_s_c0_enter20736_covariance13.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit225_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body60000ter20736_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b5_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b5_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_2_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going40_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond41_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B5_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B5_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B6.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B6_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi_push22_0_reg.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B6_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B6_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B7.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B7_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body13_s_c0_enter25137_covariance13.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit275_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body10000ter25137_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b7_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b7_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_3_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going35_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond36_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B7_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B7_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B8.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B8_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond33_preh0000ter28935_covariance3.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit301_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond30000ter28935_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_b8_dummy_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b8_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going29_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond30_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B8_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B8_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B9.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B9_stall_region.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond33_preh0000ter31838_covariance8.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit341_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006iance1_full_detector.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006ovariance1_data_fifo.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond30000ter31838_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_dummy_thread_for_cond33_preheader_dummy_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_forked_b9_forked_covariance0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going24_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond25_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B9_branch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_B9_merge.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B10_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B11_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B12_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B13_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B1_start_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B2_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B3_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B4_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B5_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B6_sr_0.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B7_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B8_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_bb_B9_sr_1.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_start_pulse.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_wait_pulse_extender_inst.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_ecc.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_tall_depth_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_remaining_width.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_bits_per_enable.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_short_depth_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_bottom_width_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_bottom_depth_stitch.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_lower.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_host_endpoint.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_agent_endpoint.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_agent_rrp.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/acl_ic_agent_wrp.v,SYSTEM_VERILOG,,covariance_internal,false
covariance_internal_10/sim/covariance_internal.v,SYSTEM_VERILOG,,covariance_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
covariance.covariance_internal_inst,covariance_internal
