vhdl xil_defaultlib  \
"../../../bd/design_multi/ip/design_multi_axi_gpio_0_0/sim/design_multi_axi_gpio_0_0.vhd" \
"../../../bd/design_multi/ip/design_multi_rst_ps7_0_100M_0/sim/design_multi_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_multi/ip/design_multi_microblaze_0_0/sim/design_multi_microblaze_0_0.vhd" \
"../../../bd/design_multi/ip/design_multi_dlmb_v10_0/sim/design_multi_dlmb_v10_0.vhd" \
"../../../bd/design_multi/ip/design_multi_ilmb_v10_0/sim/design_multi_ilmb_v10_0.vhd" \
"../../../bd/design_multi/ip/design_multi_dlmb_bram_if_cntlr_0/sim/design_multi_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_multi/ip/design_multi_ilmb_bram_if_cntlr_0/sim/design_multi_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/sim/design_multi_microblaze_0_axi_intc_0.vhd" \
"../../../bd/design_multi/ip/design_multi_mdm_1_0/sim/design_multi_mdm_1_0.vhd" \
"../../../bd/design_multi/ip/design_multi_rst_clk_wiz_1_100M_0/sim/design_multi_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_multi/ip/design_multi_axi_bram_ctrl_0_1/sim/design_multi_axi_bram_ctrl_0_1.vhd" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_6f76_psr_aclk_0.vhd" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/sim/design_multi_smartconnect_0_0.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/distance.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_CTRL_BUS_s_axi.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fadd_32ns_32ns_32_5_full_dsp_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fcmp_32ns_32ns_1_2_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fdiv_32ns_32ns_32_16_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fpext_32ns_64_2_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fptrunc_64ns_32_2_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_INPUT_r_m_axi.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_OUTPUT_r_m_axi.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_sitofp_32ns_32_6_1.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans_X.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/moy.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/vhdl/Kmeans.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_dadd_3_full_dsp_64.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fadd_3_full_dsp_32.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fpext_0_no_dsp_32.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fptrunc_0_no_dsp_64.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_fsub_3_full_dsp_32.vhd" \
"../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/520a/hdl/ip/Kmeans_ap_sitofp_4_no_dsp_32.vhd" \
"../../../bd/design_multi/ip/design_multi_Kmeans_0_0/sim/design_multi_Kmeans_0_0.vhd" \
"../../../bd/design_multi/ip/design_multi_smartconnect_1_0/bd_0/ip/ip_1/sim/bd_af27_psr_aclk_0.vhd" \
"../../../bd/design_multi/ip/design_multi_smartconnect_1_0/sim/design_multi_smartconnect_1_0.vhd" \
"../../../bd/design_multi/sim/design_multi.vhd" \

nosort
