*********************************************************************************
Commit: 77435a64275180874a0f146e5d91d7cc3dbc8973 
*********************************************************************************

[BoardPkg]

  ADL-S: Support S11 Single Rail RVP
  
  The power input change is from multi rail ATX power supply to single 12V rail input.
  All HSIO/GPIO remains same as S06 Fab-2.
  Refer to ADL_S11_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p1_ww47p2.xlsx.
  
  internal-only:
  Hsd-es-id: 1508569373
  Change-Id: Id9ad613acac3f30fe2475f201a1ee18025759dbc
  Original commit hash: 1c8e367e16a320ba928a392cf8619caefa2ccbbe
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7a1189780ed7017b722675c488dd92e646fa0774 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/PSF: Create NULL PSF library for IBL
  
  There is no Primary Scalable Fabric (PSF)
  in Integrated Boot Logic (IBL) but there are some
  PSF library dependencies in BIOS code that prevents
  from removing all PSF related code from IBL.
  This change intoduces Null library for PSF that
  is used by IBL code.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: If54b67acca6515b44693cf488318479c89a74f0a
  Original commit hash: 892dbfbb4289a619cf4b4667b51d6dcac4962f83
  
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 327b89ecdc596d28b28ff2e0926da0bb8a92fd5c 
*********************************************************************************

[SiliconPkg]

  Allow BIOS to create a HOB for ME perf data
  
  Added Extended Performance data structure.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013880422
  Change-Id: Idd09172ebcea0b41ec9edcbcf440e689696c0671
  Original commit hash: 92b90071abf9571fcca8d5530ad7c6e3bae11e33
  
  ClientOneSiliconPkg/Include/MeBiosPayloadData.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1cf6d28ee6e7a20f2d66b1c8b7d69616619a582d 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][sighting_central][sighting][1308185986][ADL-P][LP5] [ADL-P][J0][LPDDR5] Jedec WCK training failing spordically
  
  Program PM_CONTROL.Dclk_en_reset_bgf_run = 0 when de-asserting EnableDclk
  Issue:
  Lp5 Wck Training was failing randomly at MC0 or MC1
  
  Root Cause:
  MC resets BGF and SPID when Dclk_Enable is de-asserted from MRC. This breaks PHY's 4x boundary condition for CA commands.
  As a result of this CA commands gets clipped and DRAM doesnt understand the operation from MC.
  
  WorkAround/Fix:
  BGF design is different between TGL to ADL MC.
  In TGL asserting/deasserting Dclk_en does not force the SPID to reset and the 4x boundary in PHY is maintained.
  MC Design suggested to program cbit : pm_control_0_0_0_mchbar.dclk_en_reset_bgf_run = 0 when stopping the CK through MRC.
  If PM_CONTROL_Dclk_en_reset_bgf_run bit is set to 0, BGF will continue to run even if dclk_enable is cleared.
  
  Hsd-es-id: 1308185986
  Change-Id: I28212a8c915feb27052a90b2b0d2f0e31ac35022
  Original commit hash: 8cc090822ca5d31229c5b382a522b5b34c2a7fdd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 3c025e86df6d422fd3ffe96a4209ced4c7c8c9bc 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TCSS] Add Platform control option to hide Discrete Thunderbolt related BIOS setup option.
  
  All of the Alderlake platform doesn't support Discrete Thunderbolt.
  So we should add Platform control option to hide Discrete Thunderbolt
  related BIOS setup option.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012195258
  Change-Id: I35d2e83d04e1792b2c48d9e488e1be3d45cb912e
  Original commit hash: b741dc8abc2a34b3907b5aab1f4c8af524cb044a
  
  AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f96a0655858d0f8669a53823f6b995944aed9268 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14013029663][ADL-S | DDR5][2DPC support]
  
  Implement initial 2DPC support for DDR5, focusing on 1R-1R and 2R-2R.
  
  - Added CCC ODT table for 2DPC
  1R-1R: {{ 480, 0, 0 },{  80, 40, 40 }}
  2R-2R: {{ 480, 0, 0 },{ 240, 40, 40 }}
  - Updated DQ ODT tables:
  1R-1R: {  48,48,48,240,240 }
  2R-2R: { 120,60,60,240,240 }
  - CccOdtEncode_DDR5: bug fix, missing "break" for 480
  - MrcSetOdtMatrix: add DDR5 support: Assert NomRd / NomWr on both ranks of the non-target DIMM
  - DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were stored in the current rank instead of FirstRank
  - DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were incorrectly calculated when eyes don't overlap
  - DDR5 CATM: Sweep2D: final best VrefCA was only programmed on the first rank, it has to be programmed on each rank.
  - DDR5 CATM: MrcDdr5EarlyCaTraining: zero out Samples array before each phase
  - DDR5 CATM: Increased VrefCA sweep range from [65..75] to [65..80], change step size from 3 to 4
  - DDR5 CSTM: Change VrefCS sweep range from [70..80.5] to [60..70]
  - MrcSetDefaultRxVref: set initial RxVref to 0.902mV for 2DPC case
  - DDR5 JWL: RankOut->Ddr5PdaMr3 value was not stored correctly for ranks 2 and 3.
  
  [
  Hsd-es-id: 14013029663
  Change-Id: I2c4c38f30a5f02f09d32b7c8f5d90fe83ad737b4
  Original commit hash: 7f5dcbfb9863af51f8ce33698d6abc0f2be9472c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 41fd4d14553aa239aee4760e3f8faf4eef6645c6 
*********************************************************************************

[PlatformPkg]

  [ADL] Remote Platform Erase - CSME Unconfigure
  
  Added code to support CSME Unconfigure flow.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012123186
  Change-Id: I9babd4d0b7af6085bdbccfec0ca7995ad7cff8cd
  Original commit hash: 6f2a871d36dd24db802f23b7be619ce362f8a589
  
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
  AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
  AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
  AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
  ClientOneSiliconPkg/Include/IntelAsfExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2fad1e37bbef710523c5069caab809f59a52743e 
*********************************************************************************

[SiliconPkg]

  Boot with eDebug mode enabled takes 30 seconds for OS to boot and no boot at all with debug
  
  Added missing code, which installs EDebugHob
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013625167
  Change-Id: I7592c9f3748401bb385cfe8072d816c7fd2e299f
  Original commit hash: d1bf99afd2eb1a330b10eaa83bdab4a19a16719e
  
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 073e2639ce7e9872afa34bf1d1c2480bd93b5ffb 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADL-P][AEP] - DG02 384 board support - Rtd3 support
  
  - Rtd3 support for DG02 384 board
  - Added for SD card controller
  - Removed WWAN , CPU SSD1, Touch panel 2 and GLAN.
  - Board Id changed to BoardIdAdlPDdr5Dg384Aep and Sku Id to SkuIdAdlPDdr5Dg384Aep
  - PCIe clock assignment change
  - Changes to Type C pcd configuration
  - CPU USB bit map update (TCP2,TCP3 - 0x0C)
  - Port map changes
  
  Hsd-es-id: 16012111505
  Change-Id: Ia921337d5424976e4945a9cfeb146dbe5e38b443
  Original commit hash: 94a0211b1a1d24c48e8af31e981674dda7e4d526
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5767a0ec7c3bf4b7a3a80cb0d7bebf4121ded712 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update
  
  Bios is asserting due to timeout while updating the CRID.
  
  internal-only: Not required for master
  Hsd-es-id: N/A
  Change-Id: I7fa11d8154380219080cfc781ef0e1b3c226292b
  Original commit hash: d7046da803d00da487c7c8f79f30a54e0279d740
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: eba988069ba95908a93e3f4a95ca2f636cd1393d 
*********************************************************************************

[SiliconPkg]

  [C1S] Close source code change to use MpService2 PPI - PART2.
  
  PeiServices has been removed by previous patch
  So need to remove it in FspMpServiceWrapper.nasm
  
  And also add MpWrapperStartupAllCPUs function to both C and NASM.
  
  internal-only:
  Hsd-es-id: 16012155266
  Change-Id: I02669cc233aba4b98be86ae9f6134f7d58d55b30
  Original commit hash: 94fea8578c61feb1ec38e7742662ed07e935e240
  
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 076399dd71d1e8eddff93d2393ac32949431e013 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Policy default mismatch with Setup Default - CpuPowerMgmtVrConfig
  
  Fix policy default mismatch with Setup Default in CpuPowerMgmtVrConfig
  
  internal-only:
  Hsd-es-id: 1508576294
  Change-Id: I4a0f0be7f68db92e34a1f4e6b4ef26c0ec681997
  Original commit hash: 69d2145038530523380729f94209f9e0d8829c3d
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b4901e18fd908e334dcf5119163787e560290eea 
*********************************************************************************

[SiliconPkg]

  Peg10&11 BWG settings mismatch in BIOS 1413
  
  internal-only:
  Issue:
  Register "G3L0SCTL" [0x478] values are overriden by CpuPcieSetGen3TxOverride()
  Fix:
  Changed LTCO offset as below,
  R_PCIE_LTCO1  0x470 ///< Local Transmitter Coefficient Override 1
  R_PCIE_LTCO2  0x474 ///< Local Transmitter Coefficient Override 2
  R_PCIE_LTCO3  0x598 ///< Local Transmitter Coefficient Override 3
  R_PCIE_LTCO4  0x59C ///< Local Transmitter Coefficient Override 4
  R_PCIE_LTCO5  0x5A0 ///< Local Transmitter Coefficient Override 5
  R_PCIE_LTCO6  0x5A4 ///< Local Transmitter Coefficient Override 6
  R_PCIE_LTCO7  0x5A8 ///< Local Transmitter Coefficient Override 7
  R_PCIE_LTCO8  0x5AC ///< Local Transmitter Coefficient Override 8
  
  Hsd-es-id: 16011966247
  Change-Id: Iab757ed4a8096843e8811cd4a7434addf2ad4a61
  Original commit hash: 20324b72bb4abd4018c4ba05a129bce2f7eb5fc6
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 67504982716e352472f8fb56f4ff753e9fd30967 
*********************************************************************************

[PlatformPkg]

  Adding Extra TCSS Debug Messages.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: I3882abf91282042fd0f2b95ec39db0e803f7b148
  Original commit hash: b01e0abe78645f52c408af371c509c501218d7be
  
  AlderLakePlatSamplePkg/Setup/SaSetup.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b6da18e63313428e889bbb92b4c80f44120dd5a1 
*********************************************************************************

[SiliconPkg]

  [TCSS][PCIE]-Incorrect PCIE segment default value.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012161946
  
  Note:
  1. From ADL Program onwards it was excepted that iTBT RP SEGMET register HW
  default value should be set to 0x0. However it was having some garbage value.
  2. So only for ADL Program we are adding workaround to Clear iTBT RP segment
  register HW default value.
  3. This is the reason why we have defined 'R_SA_PCIESEGMAP' MARCO only for
  Alderlake CPU.
  4. Masking update of iTBT RP Function Map Register to only update iTBT
  RP Function number and not clear other register.
  
  Change-Id: If6373a9301b208b26da7ef0c0f1c04e481d6be97
  Original commit hash: 35a4bea8a074b5ed980d5890b6b5fffdf7ca0ac1
  
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 837f83980c0675eeb31d5e6c2bd2ca2c34a0f3e8 
*********************************************************************************

[SiliconPkg]

  Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
  - Updating the Scaling factor for Atom and Big Core
  
  internal-only:
  Hsd-es-id: 16012200335
  Change-Id: Ieae81b635dc29aac4aeb22088771b9e6a1f38078
  Original commit hash: 7a4a400028d241e9209091c2de5923c0013f5ca9
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: bda19359635eba15aa2fabaadc89b10efdd8072a 
*********************************************************************************

[BoardPkg]

  [ADL-P]:Removing gpio pins E22 and E23 from gpio table
  1) Remove the pins from gpio table
  2) Remove the occurance of E22 and E23 pin for AuxOverride.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012098982
  
  Change-Id: I0584044167dcb66c26e95bf109eefaef882318ae
  Original commit hash: c3a016388e242793d7196059400553963d217c08
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2fb8cc646bfb35e3d9fbd83e7484a619d960b880 
*********************************************************************************

[PlatformPkg]

  Fixing VT-D option is getting as grayed out by default in BIOS page.
  
  1. Removing dependency of "DisableTbtPcieTreeBme" BIOS setup option on VT-D.
  2. Linking few of the VT-D realted policy with EnableVtd BIOS Setup option.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012157227
  Change-Id: I7e2298ccbe59db64c607606a08413fad3f93ed31
  Original commit hash: b513ba9020b783deb96b9fb7dad8fe21c63f8917
  
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 418c6be898c4a8385b1f790c92927da90250c56e 
*********************************************************************************

[CPU]

  [C1S] Remove CpuPolicyCommon.h from Public Include
  
  SiPolicy.h is the only consumer of this Public header.
  
  CpuPolicyCommon.h has just only the Config Block includes.
  Remove the header and include the necessary includes
  
  internal-only:
  Hsd-es-id: 1508558213
  Change-Id: Ic501369abe0d68cfa12798261829edeb8d5dfeda
  Original commit hash: a3e31197ac50c1a8c29a2c000375c294a4600640
  
  ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
  ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f681c2dac9185e0a5c3559a053e87a035ef0bb65 
*********************************************************************************

[CPU]

  KW issues in ClientOneSilliconPkg\Cpu\..\PowerMgnt
  - Updated the type cast for BIT1.
  
  internal-only:
  Hsd-es-id: 16012200448
  Change-Id: Idb4787d152d814090eede4aab21c19139ede75fb
  Original commit hash: 1269f1920ee1003aff5b9881ba7f14a6e362741d
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f7b6d468030fd5a349d8b10ab8521e8b621ff3f5 
*********************************************************************************

[PlatformPkg]

  ACE/VP: ALC701/ALC711 endpoints are not enumerated for HD-A interface with MTL BIOS
  
  Fix access to unmapped memory.
  Change HWID for ALC701.
  Waiting for IRV bit after sending command to codec insted of
  instant return.
  Assume codec revision id when unreadable from codec.
  
  Hsd-es-id: 18013713144
  Change-Id: Ied9a49d129515b1a7218116d6b9b5646c7b5697f
  Original commit hash: f607e77806ab9d071238dbcb0e7d4d09fa97032b
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 53ea48a94669759a8f62393e18f8b7141f003970 
*********************************************************************************

[CPU]

  Update the Socket information in SMBIOS Type4 Table
  - Added the Socket type for ADL processors
  
  internal-only:
  Hsd-es-id: 16012189645
  Change-Id: If06c4af9cb7c99af67066626682b963c76469418
  Original commit hash: 70cfd2ed3d55a3f0060bfb5db23cf78fe6d20b27
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0b3afff98d0f718c81d292b6de56adffeabd9752 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/GPIO: Create GPIO libaries instances for IBL
  
  Initially GPIO definition for IBL has been copied from EBG PCH.
  The definition shall be updated for IBL.
  To complete this new instance of GPIO Private Library
  (PeiDxeSmmGpioPrivateLibIbl) has been created.
  The definition has been updated for 5 native/hardwired
  GPIO pins.
  GPIO ACPI code has been updated as well.
  Dependent GPIO Platform BIOS code has been updated.
  Notes:
  1. Virtual GPIOs (vGPIO) support shall be implemented in separate change.
  2. GPIO definition update has been based on version V.28 of GPIO HAS
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Link to HAS: https://wiki.ith.intel.com/display/PCHLESS/viewpage.action?pageId=1377310966
  Hsd-es-id: 18013844596
  
  Change-Id: I9c5e2d0cff697e693ba3bd7ea32ccf2701c30a69
  Original commit hash: e1bd119170c27a8713ed1e25a27ac1981d01d4f6
  
  ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
  ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 3c65400a2d573d2a5ac90f353a2d890f7189f0a9 
*********************************************************************************

[SiliconPkg]

  [ClientOneSiliconPkg\PcieRp]  Updating the  Pcie  initilization  as per  BWG
  
  FCTL  is invalid register for  ADP P
  ADP P  supports max payload size of 256.
  
  internal-only:  Changes need to be ported to master
  Testing: Boot to OS in simics
  Hsd-es-id: 16012133611
  Change-Id: If5ce1044802d12523af5e3898d414e2c2710957e
  Original commit hash: fbdffcb285b059166a7f128b6e2ceeac748010dd
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9fd1069dc66fd1779044333513bc9f2c78bbe1f5 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][1308151981][ADL-S][B0][DDR5] WrT margin drop after RTL
  
  Issue:
  Observed WrT margin drop (shift) after RTL step in MRC, however next RMT that comes after RTL fixes the margins. The issue exposed more on high speeds.
  
  Root cause:
  Issue is related to Generic MRS FSM in MC.
  In the last section of JEDEC Init we use Generic MRS FSM to issue PDA MRs.
  MRS FSM expects at least one MR in non-PDA mode, and then PDA MRs.
  We have only MR10 and MR3 in this group, both are PDA once WRVC1D is done.
  This caused JEDEC Reset to not program WrV per-device properly, hurting WrT margins.
  
  Solution:
  Merge NonPDA & PDA Registers into a single sequence for Generic MRS FSM.
  PerformGenericMrsFsmSequence: configure the NonPDA MR's first, followed by PDA MR's, in a single FSM invocation
  
  [
  Hsd-es-id: 1308151981
  Change-Id: I498b0980647dd277537fd8a7267b5ac0bc7c19bc
  Original commit hash: 445cb26ea75870c795e73ac05fd533f7a1c384a9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 49b936bb9c8b73e822bb8595ec46837dca669548 
*********************************************************************************

[SiliconPkg]

  Peg10&11 BWG settings mismatch in BIOS 1413
  
  +-----------------------------+-------------+-----------------+
  |      Register               | Offset      | BWG Recommended |
  |                             | [BitField]  | value           |
  +-----------------------------+-------------+-----------------+
  |PTMECFG.PGTSCFF              |03B0h[11:9]  | 0x2             |
  |PCIEPMECTL.DLSULPPGE         |0420h[30]    | 0               |
  |LPHYCP4.DPMDNDBFE            |1434h[12]    | 1               |
  |LPHYCP4.OSUSSP               |1434h[9:8]   | 0x2             |
  |LPHYCP4.LGUSSP               |1434h[7:6]   | 1               |
  |LPHYCP4.OSCCLKSQEXITDBTIMERS |1434h[5:3]   | 0x2             |
  |LPHYCP4.LGCLKSQEXITDBTIMERS  |1434h[2:0]   | 0x2             |
  +-----------------------------+-------------+-----------------+
  
  Added ADVMCTRL [0x5BC] programming for PEG11 also.
  
  internal-only:
  Hsd-es-id: 16011966247
  Change-Id: I9109e15b3f617cd814f67adfb54a02b65e3beeb6
  Original commit hash: 63e06a3dca412a22c58d7a4816d44930709a5f3b
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0b55ca46324c67b10e8bba64ad910402d082175b 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: xHCI init code cleanup
  
  Removed unused IP V17_0 definition from IP_VERSION enum. Properly marked
  CPX programming for ADP-S.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: n/a
  Change-Id: I80e882da740d46dbb3ed310a39d132ad3a4a087d
  Original commit hash: 64aa8c8447d733d54e45300a82f0b6bbecc153da
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6dfea1590ef410e7b3875c19f839be8e48f8e14d 
*********************************************************************************

[SiliconPkg]

  18013880552: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface (Revert changes)
  
  This reverts commit e99feecd95a35beba0d0ccfa67f358a7615333c4.
  SPS decided not to change DAM API, so BIOS changes for DAM has to be reverted
  DAM changes has to be applied before CoreBiosDone.
  
  Hsd-es-id: 18013880552
  Change-Id: I75f17c57654159ade93ebdad7c35af77e87988b1
  Original commit hash: f69995e03969153cc2be1be1bbf3c171c87f428d
  
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9e4151ae2e220fdf87dfdc0f3493bf53f2cea054 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Fru/MtlSoc: MTL UFS support
  
  Added UFS initialization code to MTL SoC FRU. Additionaly, created routine
  to support UFS Inline Encryption feature, and setup option to control
  this - it is enabled on MTL by default.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013772817
  Change-Id: Ie8c2f61619553160fa481d8c8d6e05831328c60e
  Original commit hash: 5749c25c7de40ba78f0152e4e9d86cae93f7adcd
  
  ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
  ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b07401ea9bd6722bf7da8469382e4d565ba3223a 
*********************************************************************************

[SiliconPkg]

  ClientOnePkg/Gpio: Max Pax number for VGPIO gpio group is inreased to 29
  
  For THC  two more VGPIO pads are added
  
  internal-only: The changes are for ADP P and should go in master
  Hsd-es-id: 16012187552
  Change-Id: I657aca41f8c5c26fa4377812213897da8e3aaa4a
  Original commit hash: 07879e4f0f2d4f4dd08fff8de87b21fdd6511cae
  
  ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2f3d043147ecfd0f679f8c4662ced45734f8dc1b 
*********************************************************************************

[CPU]

  [TXT] Disable TXT in case SACM reports TXT failure
  
  The change will allow to unlock memory in SCLEAN flow, then
  later it will disable TXT mode.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 22011170745
  Change-Id: Ie4507b8e75539ba3e5e41affcff7a3762620cfa3
  Original commit hash: a875f266e151e66e9d938970183cec8d0991671b
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ed96bcd7ab098ef4ee995b1cc4e9688d093a1021 
*********************************************************************************

[BoardPkg], [ASL]

  AlderLakeBoardPkg: [ADL-S] Power Meter support for CRB
  
  Add ADL-S power meter support for below CRB SKUs.
  Three power meter tables are required for the corresponding SKUs.
  
  Table #1 (DDR4 ERB/CRB)
  03_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_RVP(ERB/FAB1/FAB2)
  04_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_EVCRB
  05_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_CPV_RVP(FAB1)
  
  Table #2 (DDR5 ERB/CRB)
  06_ADL_S_ADP_S_DDR5_UDIMM_1DPC_CRB_FAB1/FAB2
  08_ADL_S_ADL_PCH_DDR5_SODIMM_2DPC_RVP FAB1
  09_ADL-S-ADP-S-UD5-1DPC-PPV FAB1/FAB2
  
  Table #3 (DDR4 S12 Board)
  12_ADL_S_ADL_PCH_DDR4_SODIMM_1DPC_RVP
  
  Hsd-es-id: 1508506399
  Change-Id: I7450dffc3dcbdea97ce895cbf0d99043a68f8c8b
  Original commit hash: 3e3025bd7a94d4d1b7767e2c00ea81ce1aba435d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 578720f7c417916bed6c46dccf0d15ad104be082 
*********************************************************************************

[PlatformPkg], [CPU]

  [C1S] Close source code change to use MpService2 PPI
  
  Issue:
  [ADL] UefiCpuPkg/CpuFeaturePei caused hang in FSP API mode bootloader
  when FspsUpd->CpuMpPpi set to MpServices V1 produced by bootloader.
  The reason is that Cpu RC started to use UefiCpuPkg/CpuFeaturePei module which depends on MpServices V2 PPI.
  
  Solution:
  Discussed with bootloader team and aligned that only MpServices V2 will be provided by bootloader.
  It requires RC code to change all existing dependency to MpServices V1 to V2. Otherwise RC code cannot work with bootloader.
  
  internal-only:
  Hsd-es-id: 16012155266
  Change-Id: Ie423dda9b933b57971ad7dedf10e8db97c789387
  Original commit hash: 61570b8eb0100787b269291b023a073bdf15104b
  
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
  ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 63b28cd0abb87931e4f437c59fb778675ace093e 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg/Cpu: MTRR Init Table and GDT needs to be 64 byte aligned for eSPI
  
  Sync the modification of OEMx.
  
  internal-only:
  Hsd-es-id: 1508553179
  Change-Id: I46d534e55c2cab0b129e213263d9af68dd85ef5e
  Original commit hash: ca31dd96d74248f37862863429266ecaa2ef87ec
  
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 70290bc684f45d523237108c6c5cf83d56437f22 
*********************************************************************************

[BoardPkg]

  ADL-S: Update WA of pad termination
  
  Apply 20K PU on ISH GP Pins to all Sku.
  Apply 20K PU on GPP_F4 to S03 Fab1/Fab2.
  
  internal-only:
  Hsd-es-id: 22011296196 1508250611
  Change-Id: I0d478c940197f41c95ff6aba531d9983435a8226
  Original commit hash: bb5ad0fa7a077d00e56958a62dd08484abe40d7c
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
  AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1142ae1605d9a71f5fb5381a5cfe578121780983 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Scs: Bios need to program IOSF-OCP programming for UFS
  
  If the UFS is not the boot medion bios need to program the power and clock management fields.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508566474
  Change-Id: I999fe7fee1af3dc33f1243366bcba31faf415256
  Original commit hash: c14c08e9fa2f542cb60c484bc92002330fc10a30
  
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 78be67f0aceb785c4b1c66bf785600175f341df4 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PmcPrivateLib: PMC Pwrmbase programming on IBL
  
  Added correct PwrmBase enabling via ACPI Control register. PCI_COMMAND
  writes are w/a for Simics and should be removed when proper enabling
  will be supported.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: I765fbdedf3a523eb7ac7a7aaa1cd405c53fe5ccd
  Original commit hash: b82ce8daff330542885e7f902a195bcd59884eea
  
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8a984fc9f1ae235a81b0cea85de0a27a1c71e0e2 
*********************************************************************************

[SiliconPkg]

  ADL Platform VR POR file WW4720
  - Updates to ADL S ICCMAX, TDC, PL2, PL4 values
  
  internal-only:
  Hsd-es-id: 16012161788
  Change-Id: Ie780a8eedda581aff9f518a7d76cc3f3b43101bb
  Original commit hash: 2df6af27ab31c07f5879d276f64b701d8fa21b23
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: eee616c156201a5f7e987c1c37919e53115b637d 
*********************************************************************************

[PlatformPkg]

  [HSD-ES][client_platf][integration_step_event][1308179058][ADL-S | DDR5][Enable Write0 Feature]
  
  Enable Write0 Feature for DDR5
  New GetSet items:
  GsmIocWrite0En       DDRSCRAM_CR_DDRMISCCONTROL0.write0_enable
  GsmIocScramWrite0En  DDRSCRAM_CR_DDRMISCCONTROL0.wrp_d5_wr_0
  GsmMccWrite0En       SC_GS_CFG.write0_enable
  
  Additional changes:
  - Re-enable DDR4 SAGV on B-step
  - Add S-10 DDR5 OC RVP support to MiniBios
  
  [
  Hsd-es-id: 1308179058
  Change-Id: Ib36bee98f57cde3f93ede76b17fc82450b8c4add
  Original commit hash: 03998999d9f4bc7866aed9a2968fee4b2e164115
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d71bbb2520cbfb379ed2537621ccc6874d694269 
*********************************************************************************

[PlatformPkg]

  [ADL] Add Vsys_crit support in BIOS menu
  
  Add BIOS menu entry to enable Vsys_crit and change settings by using BIOS mailbox.
  
  internal-only:
  Hsd-es-id: 16011783441
  Change-Id: Ie8a8d8269bcfdf39039841f96d5c9f5c16d52861
  Original commit hash: 9f1795790741f5eb20cdb195d5c3d10360d6bf22
  
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1923c17d2f8fdd288ff47a52bf788db292ce0a79 
*********************************************************************************

[SiliconPkg]

  Removed checking Max value of IccMax.
  - Already added the MAX ICC value to BIOS Setup Knob
  
  internal-only:
  Hsd-es-id: 1308089822
  Change-Id: Iffb00fe476c9aa9bd145f4dad56ebccac0e63408
  Original commit hash: c0795224bd41cee175022a91bcff64b553822e12
  
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b74ab055e042f69521d999384104b6d85568aa37 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU], [SA]

  Eliminate the direct usage of EFI_CPUID_REGISTER from Client BIOS.
  
  As for as an CPUID register is defined in Cpuid.h. Should leverage the define from there.
  
  internal-only:
  Hsd-es-id: 16012145433
  Change-Id: I5f61a22bbedf62a280dbec26b4e09f6db35e1c73
  Original commit hash: f2eb363954f34339be5d7fd88d8a38995e8b8319
  
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5fe983feed133083fddad761d5e27ccd5da2da1a 
*********************************************************************************

[PlatformPkg]

  [ADL][OC]Correction in programing of Atom OC L2 Voltage and Offset.
  
  Also added setup correction to rename Atom to Atom L2 domain.
  
  internal-only:
  Hsd-es-id: 14013005758
  Change-Id: Ia0c130e4ff0eea1a2eecb1de9338227f3f943290
  Original commit hash: d64d59c0ba14016ce5b91916ca30e11796c07c0b
  
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 16f85951f614643ac0d889292e0c18b2164c99fb 
*********************************************************************************

[SiliconPkg]

  C1S/AdlPch: Handling a scenario in PchPeiReset, when the System Agent is missing
  
  AdlPch is used with and without the System Agent. When the System Agent is enabled
  there is a dependency on a suitable Config Block. But on projects without the SA (FHF),
  part of the constrains should be skiped.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508473333
  Change-Id: Id4e1867d650d45796ed6db2c654574070a0166a9
  Original commit hash: d5de7346224697a1392db49a8786662fda2653e5
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 63655d63b1bebb0801cc43e781cdd560a40b45da 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: Disable SMX at end of boot when TXT is enabled.
  
  The OS Virtualization Based Security (VBS) will not enable when SMX bit is set before OS.
  The EDK2 change introduced static enabling of SMX that kept SMX enabled rest of BIOS boot.
  Install BIOS ReadyToBoot Callback to disable SMX before OS hand-off.
  
  Hsd-es-id: 16012105518
  Change-Id: Ia1c0d9c3a0d44785402c3eb354ef33e27fa5b168
  Original commit hash: ac894bfbf59490d59d5d0fd8772dc94a3d7ceb42
  
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: c925d9080ceee1cd40e299d3e0774ea74ab444f9 
*********************************************************************************

[PlatformPkg]

  [ADL] Require G3 (Discrete side) camera card LEDs to be turned off when all Control Logics and Camera links are disabled in BIOS
  
  internal-only:
  Hsd-es-id: 16011768855
  Change-Id: Ida8b2f26b8c242181b4ba1ac22b702a20ffadcce
  Original commit hash: 21f928794a0d96a6b53e5a22500c1afa53ef974f
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 06d7a2c72303c2a0b1c191ca84c9ebdacaf47658 
*********************************************************************************

[SiliconPkg]

  [ADL-P PO] Integrate GOP 1015
  
  internal-only:
  - [GOP][ADLP] Fixes for ADLP-PO (#27)
  Hsd-es-id: N/A
  
  Change-Id: I08be755dedd4eb2dfe77938894728918fb433197
  Original commit hash: 6f930a47b2846c6d41c0b8f5987c8733ccdedeef
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 14d74ab3792aafbc8ab3eb2c7dadc32d7719256e 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/HDA: Abstract PCR registers access"
  
  This reverts commit 106effe536e3889e9e7e1c399f2a7ae86ce1f471.
  
  Hsd-es-id: 16012154172
  [
  Change-Id: I99e61bdfcb636ad0a49bb8d031eac7bc56d452ef
  Original commit hash: 5a11fc28003a0446079fcc57557972fbfcc94d95
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b0eb170c3f6bd9c3c20e515f3176b44d8cfbb765 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][1308146990][ADL-S | DDR5] [Toggle preamble changes]
  
  Use 4tCK Read Preamble in DDR5 Unmatched path at 3600 and above.
  Use 2tCK preamble below 3600 (2000 and 3200)
  
  Additional changes, per DE recommendations:
  - RxDFE disabled below 5200
  - Change initial DDR5 VrefCA to 68% of VDDQ, and change VrefCA sweep range in ECT to 65..75%
  - Set DataSrzCtl.Bits.cktop_cmn_bonus[7] to bit [0] of UiLock (Block SDL With Rcven)
  - DataDqRxCtl1.dqrx_cmn_rxvrefvdd2gmfc = 7 for DDR4/5
  - DataDqRxCtl1.dqrx_cmn_rxvrefvssmfc   = 7 for LP4/5
  - AfeMiscCtrl1.dqrx_cmn_dlydfenumuin = 1
  - Removed ForceRcomp from MrcFrequencySwitch, it's not needed and we should not issue COMP cycle before PHY init.
  - Added ForceRcomp at the end of PhyInitSeq3.
  - Set FwdClkOffsetPs = 0 in LockUi calibration for B-step, to see the right side of the RdT eye.
  - Decrement UiLock if FwdP/N codes are above 60, to avoid case of saturated RdT margin on the right.
  
  [
  Hsd-es-id: 1308146990
  Change-Id: I16162ed00acdb3a5490b42f1329276d603209d17
  Original commit hash: 1de595626ccb450c8f72beb32f4bd4e71ace8ee5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6242d203ffff436e613f69191c6f6a20dc7bdc3d 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Usb2PhyLib Revert to old P2SB SBI access
  
  - Revert to old P2SB SBI access due regression related with new access to P2SB
  
  Hsd-es-id: 18013813005
  Change-Id: I732ea913b95cffb80cf4ebb5776111884fb5032f
  Original commit hash: e151a373ef328df2649b193e60e8dc22c42b969b
  
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3149beaea32b5d5ea7aec868269a198e7901cb03 
*********************************************************************************

[BoardPkg]

  ADL A0 Production patch ID 0x00000019
  
  internal-only:
  Hsd-es-id: NA
  Change-Id: Ifd2acd824a3daf5527cda7154ece3a6655751425
  Original commit hash: 8a9027c9ca034ccfe8b1f74371f70a3d1f0e5489
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 41fc2bbf67db3c283d781b6ef2290ca03588b1b7 
*********************************************************************************

[PlatformPkg], [CPU]

  ADL Platform VR POR file WW4520
  - Updated VR Overrides for IA domain TDC with/without iRMS and TDC time.
  - SA parameters added for ADL M Specific.
  - Updated ADL M SKU's Pmic, Discrete and Hybrid.
  
  internal-only:
  Hsd-es-id: 16012071790
  Change-Id: I80422ba0e77a9699993ab1c359eed75ffe7b57fd
  Original commit hash: fdfb039b13543be163e7c75591b75e479bf68b0f
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3fe357b540869adb3f799a54c039f75c9a61dc5f 
*********************************************************************************

[BoardPkg]

  ADL-S: Support S12 SODIMM 6L DDR4 RVP
  
  Refer to ADL_S_S12_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p82_ww46p3.xlsx.
  
  internal-only:
  Hsd-es-id: 16012018610
  Change-Id: Ib26850285ffbe0b926137e017517dc1efc278e1a
  Original commit hash: 5a0affb6ef40a34b95c8086dd2047b988481fd8f
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7c08ab82830e14a8d897179ea12ca71a21d07329 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: System Hang on DMI ASPM L1 - set appropriate Squelch Direction Propagation Override
  
  Squelch Direction Propagation Override and Squelch Direction Control is project dependedt.
  This change applies programming in accordance with project.
  
  internal-only:
  Hsd-es-id: 14012895473
  Change-Id: I73e132592d3258ab0291ab3ae8d27d4b4fe7115b
  Original commit hash: 848ed863e8ac0c2cb1fa5fc24d55c2cb630f7c86
  
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: c57090a617270a1a761114cd950e5c1aee985c94 
*********************************************************************************

[BoardPkg]

  [ADL-P] S3 resume fail with engineering craff and official craff on Daily BIOS v1453_00_548
  Keep DTBT Enable in master
  
  internal-only:
  Hsd-es-id: 1508511337
  Change-Id: I27dec20c42dc13778bbbbbaf90f44aa7adf6f14d
  Original commit hash: 8d152290ee139ce887f438b91f3edc9275a8bd0c
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 93ec6f8d4da6f885db37b4157dbb73638b7bcf73 
*********************************************************************************

[SiliconPkg], [PCH]

  C1S/IBL/DMI: Remove DMI dependency for IBL
  
  There is no DMI interface in Integrated Boot Logic (IBL)
  but there are some DMI library dependencies in current IBL code.
  The dependences shall be removed from the code and then PchDmiLib
  shall be removed from IBL related build targets.
  This change introduces an instance of PchCycyleDecodingLib for IBL
  that allow to remove PchDmiLib for IBL BIOS.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: I05018b565afe197b775a308a52f4a63a75fc0bbb
  Original commit hash: 429b3ca6ec7b19d2d1f7f8336b7ac005c1a969ac
  
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLibVer1.c
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d26553da485724f59480e4cde731b15d068419ae 
*********************************************************************************

[SiliconPkg]

  [PSMI] SPECIAL RESERVATION REPORT TIMING for PsmiHandler
  - PSMI Result Should write the register described in SPECIAL_RESERVATION_REPORT with the PSMI_HANDLER_RESULT and PSMI_HANDLER_BASE fields before MRC_DONE.
  
  internal-only:
  Hsd-es-id: 22011128704
  Change-Id: I918b7238748a051f0b8be7e7bad96bc8a1845e2a
  Original commit hash: 0fec68be8ca715b1d82dbedd728e82b8aa753867
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
  ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3c35681f55c13dab1bdef3cec8dcf02ee24aba65 
*********************************************************************************

[CPU]

  Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
  - Update to Nominal Frequency reported in CPC Object.
  - BIOS should set the nominal performance field by nominal ratio * core scaling factor
  --- PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant
  
  internal-only:
  Hsd-es-id: 16011889024
  Change-Id: I077bea169d93d730f215507265937c11f1f51067
  Original commit hash: cef5d37a699ae47bb7ef2cb9970327069540f0a8
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 99236c14a8795e4d7051751e8388d00c1aaf3152 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform"
  
  This reverts commit 5bbeccf413513467e27c3f67e0de084e0387b03c.
  
  Hsd-es-id: 1508491131
  Change-Id: Id6c5f5a0e3de169f8da6a14f3bd3b8b8103b17af
  Original commit hash: d0240476f32fad35e81337635bb69274518cb63e
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5a2430c3f14f4bb6f2c56b1749461ae6126cdf74 
*********************************************************************************

[PlatformPkg]

  FmpDeviceLib: Add LastAttemptStatus compatibility
  
  Makes the changes necessary for these library instances of
  FmpDeviceLib to be compatible with new functions added recently
  to FmpDeviceLib.
  
  In Edk2 open source repo, two new functions were introduced in FmpDeviceLib
  to allow a library instance to return a Last Attempt Status code during
  check image and set image operations:
  1. FmpDeviceCheckImageWithStatus ( )
  2. FmpDeviceSetImageWithStatus ( )
  
  FmpDxe (in FmpDevicePkg) will begin calling these new functions
  instead of the previous functions. Therefore, this change:
  1. Adds these functions to all the FmpDeviceLib instances in Intel repo.
  2. Moves the main functionality to these new functions
  3. Updates the old functions to call the new functions
  (for backward compatibility)
  
  Hsd-es-id: N/A
  Change-Id: Ic3c7097b7d72d6fb4d9609b786d89f1bbe44d808
  Original commit hash: 4eeaceb783fd4ef7217506ab6d1098ebe22871ae
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 5d9117783f5476f2fcd9ac62cbb6ea387617433a 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU
  
  MK-TME MSRs should only be accesses if the hardware supports MK-TME.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 14012896145
  Change-Id: If729395baceaf2d1ee63984e14cac45d027d269c
  Original commit hash: 8f5105d6e3d76bcd27e5aa583f157dd3df7cc158
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1eacb598a50761e1237c880652c25e95ab8ed9fd 
*********************************************************************************

[CPU]

  System is not booting while disabling HWPS (Legacy P-State enabled)
  - Added HWP Voting rights BIT1 to the HWP disable flow
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1308133941
  Change-Id: I45c27351b782c9ca0888fe9f807a9d55cb2a27b5
  Original commit hash: 63cbc0134d079adee6b1b404e5d0f18315e890f5
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ff12e8a710ac0ffcd1e240d3ac61ec13f260afda 
*********************************************************************************

[SiliconPkg]

  Build error with MTL latest code base on VS15
  --fixed with adding Braces at appropriate place.
  
  internal-only:
  Hsd-es-id: 16012056761
  Change-Id: I89925c66ed7b289cfbab187caced32af74111c4a
  Original commit hash: 8882b59811a4aaab651d7355ab0afecc52cf7fc0
  
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0a1abf5316c84f161bafc9abd4d1b4700b218ca7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/ChasmFalls: Enable the GCC support in Fsp Wrapper - Platform
  
  FwUpdateEfiLib.lib is CLANGPDB/MSFT compiler specific, and it can't use on GCC compiler. But FwUpdateEfiLib.lib don't release for GCC version for CSME.
  Currently, ChasmFalls is por for OEMx not GCC. For GCC using NULL lib to unlock build failure.
  
  Hsd-es-id: 1508491131
  [
  Change-Id: Ie88d3b947e0da980af9b137da32112355c19981c
  Original commit hash: 7b33088d4d132e2677f48b0f3fbf4d8f4c3ddaa4
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: MSFT

*********************************************************************************
Commit: fbf545deb4efcce27cb4dd370cb792b559328d12 
*********************************************************************************

[SiliconPkg]

  [PSMI] Expose Range Compatible only when PSMI ContinuoesTrace Region is Disabled.
  - capture error Out of Resources if No/less above 4G memory for alignment moved after the allocation
  - Added Support for Natual Alignment
  - when ContinuoesTrace is Enabled memory holes shloud be reversed so that PSMI can use 1 IMR to Reserve it
  
  internal-only:
  Hsd-es-id: 16011563024, 16011663734
  Change-Id: I2323db1478d97c5e1d73965379bf04628e8b39fe
  Original commit hash: efcf0f138261168d49d81d497bab8316dfa075c8
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e0cee2e4e6804c2322068b0b1c03d99afa6fc3e2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 1
  
  - _PRT IRQ values updated to reflect new interrupt table
  - Updated PeiItssPolicyLib, PeiItssLib library definitions to Gen 6
  
  Hsd-es-id: 22011634494
  [
  Change-Id: I169e263eb854443bbf0283ce71ff479789983d4a
  Original commit hash: de6b7e2a01c6540a29c2a7eebc67417250ac2e5f
  
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: f4161b5211e9c9219dbfd1b639e39ea5b8b09640 
*********************************************************************************

[CPU], [ASL]

  [TXT][SINIT-ACPI-DRIVER] ASL code updated for MTL
  
  Based on MTL CPUID, SINIT driver will have it's unique identifier.
  
  internal-only:
  
  Hsd-es-id: 14012079039
  Change-Id: Ib2e90525a7db3590cff969ecda9db9c92d4f589f
  Original commit hash: 53bf7c183795524510f5ba595511522a01a66965
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f59ae754ef8921370a6dda4ae7e6f1217450308f 
*********************************************************************************

[SiliconPkg]

  [ADL-S][B0][PO] - Dekel Recipe update for DMI and PEG60 - Must for ADL S & ADL P B0 and beyond
  adding DMI dekel recipe for B0 and beyond stepping
  
  Hsd-es-id: 14012743156
  
  Change-Id: Ibef911b0cad377021dfbc964b9da59979863399d
  Original commit hash: ed4f60cc46ed27b8568817053901920837afff16
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: beda8b70482da94c98478a4bc818e26ffcdac062 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Blank display observed with AlderLake_Daily1457_00_552
  
  internal-only:
  Hsd-es-id: 16012110405
  Change-Id: I7c614de985e2c0b7b01d94abb9665ef69cdfde5e
  Original commit hash: 8b1f63ceb86394041c9ab70ffb3b5e17838602da
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 29351bdecb7790927dff62f52dd343ec6aa75b43 
*********************************************************************************

[PlatformPkg]

  [ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed -Part2
  
  Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed
  
  Hsd-es-id: 1308082472
  Change-Id: Idb75c315ac7923ce2772ccb5059103e5c9acc276
  Original commit hash: 0fb3b24343213a9e7e824dcd769831104dc3e4b6
  
  AlderLakePlatSamplePkg/EC/EC.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: d637bee8c526fece62cdb9f529a385a070012236 
*********************************************************************************

[PlatformPkg]

  Seamless Recovery: add post code to indicate the status of capsule update for recovery validation.
  
  internal-only: N/A
  Hsd-es-id: 1508473491
  Change-Id: Iadbee449d1b355eb93279e656a954ff22310b0b7
  Original commit hash: 8cca9468dfaba142f1519070aa65d3f817f605c6
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b61f507a716f7812ba8f806ce8224ce03302cde8 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  fdf changes: make fdf support debug and release two types, and adjust the
  space to leave more rooms to microcode
  
  internal-only: N/A
  Hsd-es-id: 1508514133
  Change-Id: Id22ac854024463bcabdbb08e9bd292f009ebeb05
  Original commit hash: 90509cacafddd4c8d6c454b589f036296bf0c6c9
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Tools/StripFlashmap.py
  AlderLakeBoardPkg/bld.bat
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3f76e705ec0386f7030ede3845188d3c4d6d37e8 
*********************************************************************************

[SiliconPkg]

  [RPL] Add RPL CPUIDs
  
  Add RPL CPUIDs
  
  Hsd-es-id: 1508496350
  internal-only:
  
  Change-Id: Id5947540935b25282f24ec0d0a1760c869d719ed
  Original commit hash: fcebc86dd8bd3392110945550c410b6c074709e8
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e2108eda0371661ffec36c1c2279c197df55a044 
*********************************************************************************

[SiliconPkg]

  MeteorLake: Need a new editable field in BIOS to change SSID in PCI header cfg space for HDA bus ctrl.
  
  Allow to programm Sub System Ids in BIOS settup. In ACE version of Audio SSID should be programmed by mirrors registers.
  
  internal-only:
  Hsd-es-id: 16011473641
  Change-Id: Iab22c1468c1b4281b2a9c5098b14e3a418bcc191
  Original commit hash: 5108a4c696c106fc3ae91447ab0211581c6c1f3f
  
  ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 94614d3fb3394a5e20c2b06af5ee3c78d6e19807 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg PCH HSIO - Refactor for IP block. Added I/O Expander HSIO init flow
  
  - Refactor HSIO for IP block
  - Modified related flows for USB3/SATA/PCIe
  - Added I/O Expander flow for init HSIO
  
  Hsd-es-id: 18013580764
  Change-Id: Ie3fc115593a555e67f7bd7228dd33fc9055b76d7
  Original commit hash: e67ba3eb1a92d205f77af18e32d8d7455513f24d
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HsioSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.inf
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchGbe.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0b3b62d4259ca846b55d6e040b1e30bcc30fd13b 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform
  
  Remove GCC workaround in long time ago
  
  Hsd-es-id: 1508491131
  Change-Id: I2b3befe040724199b8d116115819088daef5fb70
  Original commit hash: 9f2d9901411b619adf86c6f39a8fef5a0960a8ac
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: d5b9a176f2ea564768d2cfdf02214c621ab1bece 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform
  
  Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.
  
  Hsd-es-id: 1508491131
  Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
  Original commit hash: af4d4b4d4f188d588ab3586809f6393cf9b16e17
  
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6aec79b414abb378bd38749f8bcd8c790085376d 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]
  
  ADL J0 power on updates and fixes for headless mode.
  - Enable GlobalVsshiBypass for DDR5 on J0
  - Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
  - DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
  - MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
  - Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
  - ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
  - Phy init changes for ADL-P:
  - CccClkAlignCtl2.d0tosig_offset  = 0xDB
  - CompUpdateCtrl.compupdatecntval = 0x40
  - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
  - Skip MrcSetMcCplInterleave in STUB mode
  - Add J0 ucode patch 0x80000006
  
  [
  Hsd-es-id: 22011682423
  Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
  Original commit hash: 550c4e9f78d9e76ff7456884f8670377b799b791
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 45c9f52a3ed9f9548465efa919057fc8f39b555c 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Integrate GOP 1045
  Revert "[ADL-S] Integrate GOP 1046"
  This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.
  
  No video output at BIOS Menu using GOP 1046
  
  Hsd-es-id: 16012007160
  [
  Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
  Original commit hash: cd4d2915d325681807664d744c77cc5469576c87
  
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e8bbd5e6974c67f7634e7b373202c0875fa2f6e1 
*********************************************************************************

[SiliconPkg]

  EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.
  
  Standalone MM driver is required for Seamless SMM Driver Update feature.
  This patch is to add a hybrid SMM Core to Eagle Stream platform as first
  step to support standalone MM driver dispatch. The driver runtime update
  and reload will be added based on the hybrid SMM Core later.
  
  The change is only added to seamless build target ('-su').
  
  Hsd-es-id: 1508317865
  Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
  Original commit hash: 9fc1e7ef11c397dd542df93b71193cf8d136e1a7
  
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a7f7bc83b8b43300f28c3555726490a729da1672 
*********************************************************************************

[BoardPkg]

  [ADL-P]: Board PCDs correction: Bluetooth Usb Port
  
  Corrected the PcdBleUsbInterfaceNumber PCD Value.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012098016
  Change-Id: I1db549de2888368ae8cea087451a146318f49ac7
  Original commit hash: 957153e6bf80c26517e1644b5c5d9ef00f5c06a2
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 13759f56421c1f3f4f5e03eeee393f6689e2151b 
*********************************************************************************

[SiliconPkg]

  [NO_HSD][Disable SAGV on B-step]
  
  Keep SAGV disabled on B-step
  
  Hsd-es-id: N/A
  Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
  Original commit hash: e3a512b04ef837e22ad5eff035c3e63fa6297077
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6313fa803f59ec3a9fe597158af5c0a9412185ec 
*********************************************************************************

[SiliconPkg], [SA]

  [ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.
  
  Hsd-es-id: 16011776762
  [
  Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
  Original commit hash: bf97e0a7509b64051ad3af480b48519af5670d07
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d3756809ce043a72136a8abb25602cbfebd3fe31 
*********************************************************************************

[BoardPkg]

  BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell
  
  There's a temporary WA implemented which was needed to invoke EfiShell.
  DxeMain didn't support signature verification services initially,
  so the FvApp, which is signed, was not verified and could not be dispatched.
  This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
  verify a signature of FvApp.
  
  Hsd-es-id: 22011247117
  [
  Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
  Original commit hash: 1069d04748364664eff0517b8ebf718ee9687460
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: a4132c586c15e24a2c874183cacb9985ce43468e 
*********************************************************************************

[SiliconPkg]

  [ADL-P] GOP 1014
  
  internal-only:
  - EDP Port-Sync implementation
  - Implement new private Platform PPI for to get Lid Status in PEIM driver
  Hsd-es-id: 16012084478
  
  Change-Id: I444e2345e8c1773ad659eb5186ebd5bf4ca439bc
  Original commit hash: b8ae875d0ccdc75f8b2e435ee525c3b1e5332279
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 359beda3802383b0ecd348530f348c3bdd901e45 
*********************************************************************************

[BoardPkg], [ASL]

  [TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS
  
  Added VMD RTD3 support for TBT platform configurations
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18012980284
  Change-Id: I540172b1155ffaae22e8d3ad70e3d1439166224b
  Original commit hash: eacd6864970e3550ccfcdebb9be29c182cd5fe44
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dd463b80630afcddc60982dd22ca107d6dc70975 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Incorrect SATAGC REGLOCK register value
  
  32 bit Pci write during Parity Error handling set blocks SATAGC.REGLOCK
  bit which is set on EndOfDxe
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013652275
  Change-Id: Idea5e4b3b2a6d7f64af885707f2ddad0284e12f2
  Original commit hash: f371ec8ed8c6b7d2931e52d87dc7430afae95f34
  
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 38f2b0e7cd3fbe3082e58e9beb5e9837bdc2f1dd 
*********************************************************************************

[PlatformPkg]

  PlatSamplePkg/Security: Enable the GCC support in Fsp Wrapper - Platform
  
  1. Remove unused variable on SecureIntegratedGraphicsConfiguration.c
  2. For array assign value, need to use static to prevent _memcpy error on PeiCpuPolicyUpdatePreMem.c
  3. Remove unused variable on SecuritySetup.c
  
  Hsd-es-id: 1508491131
  [
  Change-Id: I6e9ba42b5ffbc7a833835480159413442c664561
  Original commit hash: 2d81123ef149f49f0ecdcc69dff7aef0e52476b6
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: e7d18d72719fa1a12f51251a42d1640704780e69 
*********************************************************************************

[SiliconPkg]

  Added PD Spec for ADL P 682 15W PO SKU.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: Id1aa30b5949620e0af9254b3776e6a3204f752e9
  Original commit hash: 17b75c39fc2f0b4d0715725ac8cb5cce7b7f2a3b
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 83b717eb8861505777e720a9e44948b988d3006b 
*********************************************************************************

[SiliconPkg]

  BIOS doesn't support 601 SKU(DID isn't correct)
  - Added ADL S 601 DID to CPU identifier
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012071898
  Change-Id: Ib16e6a662b1c3ba3a387993c8e0e0d3a4fd8c847
  Original commit hash: 7525f674503ea0a19dbe8d135aa08b03fe018e27
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b7d8087d4f2fe883eb83c071c13d92646273c27a 
*********************************************************************************

[PlatformPkg]

  [ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1307 (2.0.4871)
  
  * Integrate BIOS Guard module 0x1307 (2.0.4871) - NPW Signed
  * Increased BIOS SVN to 1451
  * Module 0x1307 supports ADL-S/P/M CPU
  
  Hsd-es-id: 16011853303
  Change-Id: I32d39c66cad2a93671ff0cfdd04a98d6f92d217e
  Original commit hash: 7359d8bceff304c554e7ac394c681c8a5a201ef6
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 2c8aa1eb0ac7515008c8e136c3b7ea78835cfab3 
*********************************************************************************

[BoardPkg]

  Add ADL S A0 Production Patch 0x18
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: I4f9791ab8c987fc6fad0f3f34db722d841cecfe4
  Original commit hash: 2511a0aad8f83b76d4003e0ad047ee6ffb92ed9e
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8b0da83a9dd8350f846d8f417a73200f0ef07c89 
*********************************************************************************

[ASL], [SA]

  [ACPI] CPU PCIE RP ACPI Device dynamic address support.
  
  Dynamic PCI Address (Device and function number) detection of CPU PCIE RP
  ACPI device's _ADR ACPI Method. CPU PCIE RP address may vary from SKU to SKU.
  So based the SKU detection we will save the CPU PCIE RP address in NVS
  variable and pass it to AML code to be used by _ADR method.
  
  Hsd-es-id: 1508478065
  [
  Change-Id: Ib5c3f7bcec7432ce6e64ede8e3672b175f3272f1
  Original commit hash: 4a8ca8ab2208b98d1e973e6fcbf538fa7d73fef3
  
  ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 0e8af8c05125ddfb278976cf56fdcd2c9c624521 
*********************************************************************************

[BoardPkg]

  Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"
  
  This reverts commit 224c8eae9b75d220d5f5ee14fb02043f55698716.
  
  Hsd-es-id: 1508473491
  [
  Change-Id: Ifd160d5c1746078d3e5959a3dacc82bd42161e6e
  Original commit hash: d84b8194b5e8ecca5048926ec18178d9896c29b3
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f87a65dfed50a40e496aa6a01bc750d1b85f7f8b 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module
  
  Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.
  
  Hsd-es-id: 22011571914
  [
  Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
  Original commit hash: 54c7afaf17dc06feeda3d774c5f70691a3d92c71
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: eb7ce12e0fedb871fd0981ed0b3692da54652e36 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE
  
  1. MrcIssueMpc: no need to go to 1N mode
  2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
  Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
  This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
  3. Added more Device ID values for ADL-P
  4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
  5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
  This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.
  
  Hsd-es-id: 14012871621
  [
  Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
  Original commit hash: 15d7bf48e18f29e8c1063eafdc368def949fc21c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f2de5d766a5b53f89fe9a89df748e79acc3632e9 
*********************************************************************************

[BoardPkg]

  [ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.
  
  Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.
  
  Hsd-es-id: 16011934468
  Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
  Original commit hash: 8a4b71d5af7365e131cd2678065709d557db64ef
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1eef9f6a99e9d3c60f001dc4b6a2c39a8adcaf94 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.
  
  Changes:
  J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
  CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
  J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
  CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
  CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending
  
  Other Changes:
  - CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
  - Use CccIndexToFub[] on ADL-S only
  
  Hsd-es-id: 16011991617
  Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
  Original commit hash: 856a0864a367a684857d89d46be847bd0b20266a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: ae32887d9a9befd0fb1a4c43c056257e4ded1f4e 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms
  
  Issue:
  Windows hangs w\ SAGV enabled on 2R dimms
  
  Root cause:
  Generic MRS FSM sends ACT instead of NOP on non refreshing ranks
  
  Solution:
  Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM
  
  Hsd-es-id: 1308107060
  [
  Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
  Original commit hash: 7e65cb02a0fa2e88ff58197b546d0358f3cd78c9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: f12045aed315e33b035f3e017c0fbde7a759d736 
*********************************************************************************

[SiliconPkg], [PCH]

  Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"
  
  This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.
  
  Hsd-es-id: 18011980290
  Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
  Original commit hash: 65a52992f77649758a93c1090ce8b6c2c8a0e126
  
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a3d76d694e8ea64f9ea0c3cf03edea7cb78947b4 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg: Revert override when building process finish
  
  This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
  The microcode_padding.py script will re-generation MicrocodeVersion.data
  binary file when doing building process. If this file is changed, will
  affects code submission with CR process. So we should revert this file
  when building process finish.
  
  For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
  any more, remove it.
  
  Hsd-es-id: N/A
  Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
  Original commit hash: a35d51fb0bbe1fa74af05d9f8009391725745239
  
  AlderLakeBoardPkg/microcode_padding.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e4e743e77610645c18fbc4048aeac5bcf542c7b0 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU]

  Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"
  
  This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.
  
  Hsd-es-id: 22010434906
  Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
  Original commit hash: 5e06e8f97d4953572025e1c729e8fdd0674ed537
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ab880c0cdc0a49542b684c6eef8c99d10b8470c6 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]
  
  MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
  mc_init_state.rank_occupancy = 0
  mcdecs_second_cbit.mock_insr = 1
  mcdecs_second_cbit.mock_insr_for_mc = 1
  pm_control.override_ddrpldraindone_cbit = 1
  normalmode_cfg = 1
  
  Hsd-es-id: 14012832751
  [
  Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
  Original commit hash: b4f990d41ab2611bdc976934be9fe188f08c01d7
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 8099288c26e18b5bdfff576323de069486c7bd79 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL-S] Remove EDKII Native mode support from Alderlake BIOS
  
  1. Cleaned up the code for "gSiPkgTokenSpaceGuid.PcdFspWrapperEnable == FALSE" condition
  2. Removed "edk" build option parameter from prep batch file
  
  Hsd-es-id: 1508444151
  [internal-only]
  
  Change-Id: I14f53b1af2f3376064ea8757cb7dc911757253fa
  Original commit hash: af1d5fc05f1801f3c644df71c90b2ff2b3acaf5a
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakeBoardPkg/prep.bat
  AlderLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: af876ad1d8d1a51f12ca98553fd635261bc1eb2b 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Fixing KW issue
  
  KW issue #8124 Array Index out of bounds
  
  Hsd-es-id: 22011439806
  [internal-only]
  
  Change-Id: I0aeb169cc4e5cbd41ac4f2365551de08cef34de1
  Original commit hash: 486490b8029c40fd8da8a5457dff6f3e52376a47
  
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
################################################################################

Report Summary: Backstop found 105 suspect commits for review 

Warnings Found:
  Commit: 77435a6    --Commit Message Contains Key Word: internal
  Commit: 7a11897    --Commit Message Contains Key Word: restricted
  Commit: 7a11897    --Commit Message Contains Key Word: internal
  Commit: 327b89e    --Commit Message Contains Key Word: restricted
  Commit: 327b89e    --Commit Message Contains Key Word: internal
  Commit: 1cf6d28    --Commit Message Contains Key Word: Workaround
  Commit: 3c025e8    --Commit Message Contains Key Word: restricted
  Commit: 3c025e8    --Commit Message Contains Key Word: internal
  Commit: f96a065    --Commit Message Contains Key Word: step
  Commit: 41fd4d1    --Commit Message Contains Key Word: restricted
  Commit: 41fd4d1    --Commit Message Contains Key Word: internal
  Commit: 2fad1e3    --Commit Message Contains Key Word: restricted
  Commit: 2fad1e3    --Commit Message Contains Key Word: internal
  Commit: 073e263    --Commit Message Contains Key Word: sku
  Commit: 5767a0e    --Commit Message Contains Key Word: internal
  Commit: eba9880    --Commit Message Contains Key Word: internal
  Commit: 076399d    --Commit Message Contains Key Word: internal
  Commit: b4901e1    --Commit Message Contains Key Word: internal
  Commit: 6750498    --Commit Message Contains Key Word: restricted
  Commit: 6750498    --Commit Message Contains Key Word: internal
  Commit: b6da18e    --Commit Message Contains Key Word: restricted
  Commit: b6da18e    --Commit Message Contains Key Word: internal
  Commit: b6da18e    --Commit Message Contains Key Word: HW
  Commit: b6da18e    --Commit Message Contains Key Word: Workaround
  Commit: 837f839    --Commit Message Contains Key Word: internal
  Commit: bda1935    --Commit Message Contains Key Word: restricted
  Commit: bda1935    --Commit Message Contains Key Word: internal
  Commit: 2fb8cc6    --Commit Message Contains Key Word: restricted
  Commit: 2fb8cc6    --Commit Message Contains Key Word: internal
  Commit: 418c6be    --Commit Message Contains Oem: NEC
  Commit: 418c6be    --Commit Message Contains Key Word: internal
  Commit: f681c2d    --Commit Message Contains Key Word: internal
  Commit: f7b6d46    --Commit Message Contains Key Word: HW
  Commit: 53ea48a    --Commit Message Contains Key Word: internal
  Commit: 0b3afff    --Commit Message Contains Key Word: restricted
  Commit: 0b3afff    --Commit Message Contains Key Word: internal
  Commit: 0b3afff    --Commit Message Contains Key Word: http
  Commit: 3c65400    --Commit Message Contains Key Word: internal
  Commit: 9fd1069    --Commit Message Contains Key Word: step
  Commit: 49b936b    --Commit Message Contains Oem: LG
  Commit: 49b936b    --Commit Message Contains Key Word: internal
  Commit: 0b55ca4    --Commit Message Contains Key Word: restricted
  Commit: 0b55ca4    --Commit Message Contains Key Word: internal
  Commit: 6dfea15    --Commit Message Contains Key Word: revert
  Commit: 9e4151a    --Commit Message Contains Key Word: restricted
  Commit: 9e4151a    --Commit Message Contains Key Word: internal
  Commit: b07401e    --Commit Message Contains Key Word: internal
  Commit: 2f3d043    --Commit Message Contains Key Word: restricted
  Commit: 2f3d043    --Commit Message Contains Key Word: internal
  Commit: ed96bcd    --Commit Message Contains Key Word: sku
  Commit: 578720f    --Commit Message Contains Key Word: internal
  Commit: 63b28cd    --Commit Message Contains Key Word: internal
  Commit: 70290bc    --Commit Message Contains Key Word: sku
  Commit: 70290bc    --Commit Message Contains Key Word: internal
  Commit: 1142ae1    --Commit Message Contains Key Word: restricted
  Commit: 1142ae1    --Commit Message Contains Key Word: internal
  Commit: 78be67f    --Commit Message Contains Key Word: restricted
  Commit: 78be67f    --Commit Message Contains Key Word: internal
  Commit: 8a984fc    --Commit Message Contains Key Word: internal
  Commit: eee616c    --Commit Message Contains Key Word: step
  Commit: d71bbb2    --Commit Message Contains Key Word: internal
  Commit: 1923c17    --Commit Message Contains Key Word: internal
  Commit: b74ab05    --Commit Message Contains Key Word: internal
  Commit: 5fe983f    --Commit Message Contains Key Word: internal
  Commit: 16f8595    --Commit Message Contains Key Word: restricted
  Commit: 16f8595    --Commit Message Contains Key Word: internal
  Commit: 63655d6    --Commit Message Contains Key Word: security
  Commit: c925d90    --Commit Message Contains Key Word: internal
  Commit: 06d7a2c    --Commit Message Contains Key Word: internal
  Commit: 14d74ab    --Commit Message Contains Key Word: revert
  Commit: b0eb170    --Commit Message Contains Key Word: step
  Commit: 6242d20    --Commit Message Contains Key Word: revert
  Commit: 3149bea    --Commit Message Contains Key Word: internal
  Commit: 41fc2bb    --Commit Message Contains Key Word: sku
  Commit: 41fc2bb    --Commit Message Contains Key Word: internal
  Commit: 3fe357b    --Commit Message Contains Key Word: internal
  Commit: 7c08ab8    --Commit Message Contains Key Word: internal
  Commit: c57090a    --Commit Message Contains Key Word: internal
  Commit: 93ec6f8    --Commit Message Contains Key Word: restricted
  Commit: 93ec6f8    --Commit Message Contains Key Word: internal
  Commit: d26553d    --Commit Message Contains Key Word: internal
  Commit: 3c35681    --Commit Message Contains Key Word: internal
  Commit: 99236c1    --Commit Message Contains Key Word: revert
  Commit: 5a2430c    --Commit Message Contains Oem: NEC
  Commit: 5d91177    --Commit Message Contains Key Word: sku
  Commit: 5d91177    --Commit Message Contains Key Word: hardware
  Commit: 5d91177    --Commit Message Contains Key Word: restricted
  Commit: 5d91177    --Commit Message Contains Key Word: internal
  Commit: 1eacb59    --Commit Message Contains Key Word: HW
  Commit: 1eacb59    --Commit Message Contains Key Word: restricted
  Commit: 1eacb59    --Commit Message Contains Key Word: internal
  Commit: ff12e8a    --Commit Message Contains Key Word: internal
  Commit: 0a1abf5    --Commit Message Contains Oem: MSFT
  Commit: fbf545d    --Commit Message Contains Key Word: internal
  Commit: e0cee2e    --Commit Message Contains Key Word: prt
  Commit: f4161b5    --Commit Message Contains Key Word: internal
  Commit: f59ae75    --Commit Message Contains Key Word: step
  Commit: f59ae75    --Commit Message Contains Key Word: stepping
  Commit: beda8b7    --Commit Message Contains Key Word: internal
  Commit: 29351bd    --Commit Message Contains Key Word: HW
  Commit: d637bee    --Commit Message Contains Key Word: internal
  Commit: b61f507    --Commit Message Contains Key Word: internal
  Commit: 3f76e70    --Commit Message Contains Key Word: internal
  Commit: e2108ed    --Commit Message Contains Key Word: internal
  Commit: 94614d3    --Commit Message Contains Key Word: internal
  Commit: 0b3b62d    --Commit Message Contains Key Word: Workaround
  Commit: d5b9a17    --Commit Message Contains Key Word: sku
  Commit: 6aec79b    --Commit Message Contains Key Word: bypass
  Commit: 45c9f52    --Commit Message Contains Key Word: revert
  Commit: e8bbd5e    --Commit Message Contains Key Word: step
  Commit: a7f7bc8    --Commit Message Contains Key Word: restricted
  Commit: a7f7bc8    --Commit Message Contains Key Word: internal
  Commit: 13759f5    --Commit Message Contains Key Word: step
  Commit: 6313fa8    --Commit Message Contains Key Word: revert
  Commit: d375680    --Commit Message Contains Key Word: Workaround
  Commit: a4132c5    --Commit Message Contains Key Word: internal
  Commit: 359beda    --Commit Message Contains Key Word: restricted
  Commit: 359beda    --Commit Message Contains Key Word: internal
  Commit: dd463b8    --Commit Message Contains Key Word: restricted
  Commit: dd463b8    --Commit Message Contains Key Word: internal
  Commit: 38f2b0e    --Commit Message Contains Key Word: security
  Commit: e7d18d7    --Commit Message Contains Key Word: sku
  Commit: e7d18d7    --Commit Message Contains Key Word: restricted
  Commit: e7d18d7    --Commit Message Contains Key Word: internal
  Commit: 83b717e    --Commit Message Contains Key Word: sku
  Commit: 83b717e    --Commit Message Contains Key Word: restricted
  Commit: 83b717e    --Commit Message Contains Key Word: internal
  Commit: b7d8087    --Commit Message Contains Key Word: security
  Commit: 2c8aa1e    --Commit Message Contains Key Word: restricted
  Commit: 2c8aa1e    --Commit Message Contains Key Word: internal
  Commit: 8b0da83    --Commit Message Contains Key Word: sku
  Commit: 0e8af8c    --Commit Message Contains Key Word: revert
  Commit: f87a65d    --Commit Message Contains Key Word: internal
  Commit: eb7ce12    --Commit Message Contains Key Word: step
  Commit: f2de5d7    --Commit Message Contains Key Word: http
  Commit: 1eef9f6    --Commit Message Contains Key Word: internal
  Commit: 1eef9f6    --Commit Message Contains Key Word: step
  Commit: 1eef9f6    --Commit Message Contains Key Word: stepping
  Commit: ae32887    --Commit Message Contains Oem: HP
  Commit: f12045a    --Commit Message Contains Key Word: revert
  Commit: a3d76d6    --Commit Message Contains Key Word: revert
  Commit: e4e743e    --Commit Message Contains Key Word: revert
  Commit: ab880c0    --Commit Message Contains Key Word: step
  Commit: 8099288    --Commit Message Contains Key Word: internal
  Commit: af876ad    --Commit Message Contains Key Word: internal
