{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668819083209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819083211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:51:23 2022 " "Processing started: Fri Nov 18 18:51:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819083211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819083211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819083211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668819083363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668819083363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_multi " "Found entity 1: cache_multi" {  } { { "cache_multi.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/cache_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_sequencer.sv(28) " "Verilog HDL information at program_sequencer.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668819087455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_sequencer.sv(81) " "Verilog HDL information at program_sequencer.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668819087455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_port_ram_edit.v 1 1 " "Found 1 design units, including 1 entities, in source file two_port_ram_edit.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_ram_edit " "Found entity 1: two_port_ram_edit" {  } { { "two_port_ram_edit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/two_port_ram_edit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668819087526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi cache_multi:cache " "Elaborating entity \"cache_multi\" for hierarchy \"cache_multi:cache\"" {  } { { "Microprocessor.sv" "cache" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_port_ram_edit cache_multi:cache\|two_port_ram_edit:two_port_ram_edit " "Elaborating entity \"two_port_ram_edit\" for hierarchy \"cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\"" {  } { { "cache_multi.v" "two_port_ram_edit" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/cache_multi.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram_edit.v" "altsyncram_component" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/two_port_ram_edit.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram_edit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/two_port_ram_edit.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component " "Instantiated megafunction \"cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087564 ""}  } { { "two_port_ram_edit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/two_port_ram_edit.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668819087564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4q1 " "Found entity 1: altsyncram_b4q1" {  } { { "db/altsyncram_b4q1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/altsyncram_b4q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4q1 cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated " "Elaborating entity \"altsyncram_b4q1\" for hierarchy \"cache_multi:cache\|two_port_ram_edit:two_port_ram_edit\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "Microprocessor.sv" "prog_sequencer" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 program_sequencer.sv(106) " "Verilog HDL assignment warning at program_sequencer.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668819087604 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[0\] program_sequencer.sv(47) " "Inferred latch for \"valid\[0\]\[0\]\" at program_sequencer.sv(47)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087605 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[1\] program_sequencer.sv(47) " "Inferred latch for \"valid\[0\]\[1\]\" at program_sequencer.sv(47)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[0\] program_sequencer.sv(47) " "Inferred latch for \"valid\[1\]\[0\]\" at program_sequencer.sv(47)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[1\] program_sequencer.sv(47) " "Inferred latch for \"valid\[1\]\[1\]\" at program_sequencer.sv(47)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[0\]\[0\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[0\]\[0\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[0\]\[1\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[0\]\[1\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[0\]\[2\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[0\]\[2\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[1\]\[0\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[1\]\[0\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[1\]\[1\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[1\]\[1\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[0\]\[1\]\[2\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[0\]\[1\]\[2\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[0\]\[0\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[0\]\[0\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[0\]\[1\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[0\]\[1\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[0\]\[2\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[0\]\[2\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[1\]\[0\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[1\]\[0\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[1\]\[1\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[1\]\[1\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagID\[1\]\[1\]\[2\] program_sequencer.sv(35) " "Inferred latch for \"tagID\[1\]\[1\]\[2\]\" at program_sequencer.sv(35)" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087606 "|Microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tagID " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tagID\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1668819087608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "Microprocessor.sv" "prog_mem" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file computational_test_for_cache_Lab5.hex " "Parameter \"init_file\" = \"computational_test_for_cache_Lab5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087633 ""}  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668819087633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plc1 " "Found entity 1: altsyncram_plc1" {  } { { "db/altsyncram_plc1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/altsyncram_plc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plc1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated " "Elaborating entity \"altsyncram_plc1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:instr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:instr_decoder\"" {  } { { "Microprocessor.sv" "instr_decoder" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "Microprocessor.sv" "comp_unit" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "Microprocessor.sv" "data_mem" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087681 ""}  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668819087681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vh1 " "Found entity 1: altsyncram_5vh1" {  } { { "db/altsyncram_5vh1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/altsyncram_5vh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vh1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated " "Elaborating entity \"altsyncram_5vh1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"computational_unit:comp_unit\|Mult0\"" {  } { { "computational_unit.sv" "Mult0" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668819087954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668819087954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819087966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668819087966 ""}  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668819087966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668819087992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819087992 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 102 -1 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668819088003 "|Microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668819088003 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668819088003 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668819088108 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1668819088117 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1668819088117 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1668819088117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[0\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[0\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[0\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[0\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[1\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[1\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[1\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[1\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088118 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[2\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[2\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[2\] " "Latch program_sequencer:prog_sequencer\|tagID\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[2\] " "Latch program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_reset " "Ports D and ENA on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sync_reset " "Ports ENA and CLR on the latch are fed by the same signal sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668819088119 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668819088119 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_PS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[0\] GND " "Pin \"from_CU\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[1\] GND " "Pin \"from_CU\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[2\] GND " "Pin \"from_CU\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[3\] GND " "Pin \"from_CU\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[4\] GND " "Pin \"from_CU\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[5\] GND " "Pin \"from_CU\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[6\] GND " "Pin \"from_CU\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[7\] GND " "Pin \"from_CU\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|from_CU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[3\] GND " "Pin \"hold_count\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|hold_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[4\] GND " "Pin \"hold_count\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668819088238 "|Microprocessor|hold_count[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668819088238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668819088277 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5vh1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/db/altsyncram_5vh1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 86 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 133 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819088734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/output_files/Microprocessor.map.smsg " "Generated suppressed messages file /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819088779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668819088909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668819088909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "623 " "Implemented 623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668819088999 ""} { "Info" "ICUT_CUT_TM_OPINS" "208 " "Implemented 208 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668819088999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668819088999 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668819088999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668819088999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819089025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:51:29 2022 " "Processing ended: Fri Nov 18 18:51:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819089025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819089025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819089025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668819089025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668819089600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819089601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:51:29 2022 " "Processing started: Fri Nov 18 18:51:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819089601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668819089601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668819089601 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668819089623 ""}
{ "Info" "0" "" "Project  = Microprocessor" {  } {  } 0 0 "Project  = Microprocessor" 0 0 "Fitter" 0 0 1668819089623 ""}
{ "Info" "0" "" "Revision = Microprocessor" {  } {  } 0 0 "Revision = Microprocessor" 0 0 "Fitter" 0 0 1668819089623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668819089678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668819089680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microprocessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668819089693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668819089716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668819089716 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668819089940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668819089977 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668819089977 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668819089980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668819089980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668819089980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668819089980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668819089980 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668819089980 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668819089981 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668819090068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "214 214 " "No exact pin location assignment(s) for 214 pins of 214 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668819090388 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1668819090655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microprocessor.sdc " "Synopsys Design Constraints File file not found: 'Microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668819090655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668819090656 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: dataa  to: combout " "Cell: prog_sequencer\|always9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datac  to: combout " "Cell: prog_sequencer\|always9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datab  to: combout " "Cell: prog_sequencer\|always9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: dataa  to: combout " "Cell: prog_sequencer\|always9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datac  to: combout " "Cell: prog_sequencer\|always9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datac  to: combout " "Cell: prog_sequencer\|always9~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datac  to: combout " "Cell: prog_sequencer\|always9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datac  to: combout " "Cell: prog_sequencer\|always9~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datab  to: combout " "Cell: prog_sequencer\|always9~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datac  to: combout " "Cell: prog_sequencer\|always9~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datac  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819090659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668819090659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668819090661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668819090662 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668819090662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync_reset " "Destination node sync_reset" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[0\] " "Destination node program_sequencer:prog_sequencer\|pc\[0\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[1\] " "Destination node program_sequencer:prog_sequencer\|pc\[1\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[2\] " "Destination node program_sequencer:prog_sequencer\|pc\[2\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|cache_wrline\[0\] " "Destination node program_sequencer:prog_sequencer\|cache_wrline\[0\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|cache_wrline\[1\] " "Destination node program_sequencer:prog_sequencer\|cache_wrline\[1\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[5\] " "Destination node program_sequencer:prog_sequencer\|pc\[5\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[6\] " "Destination node program_sequencer:prog_sequencer\|pc\[6\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|pc\[7\] " "Destination node program_sequencer:prog_sequencer\|pc\[7\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|cache_wren " "Destination node program_sequencer:prog_sequencer\|cache_wren" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1668819090699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668819090699 ""}  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668819090699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_sequencer:prog_sequencer\|valid~3  " "Automatically promoted node program_sequencer:prog_sequencer\|valid~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668819090700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[2\] " "Destination node program_sequencer:prog_sequencer\|tagID\[1\]\[1\]\[2\]" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668819090700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668819090700 ""}  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668819090700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668819090943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668819090944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668819090944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668819090945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668819090946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668819090947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668819090947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668819090947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668819090970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668819090971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668819090971 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "213 unused 2.5V 5 208 0 " "Number of I/O pins in group: 213 (unused VREF, 2.5V VCCIO, 5 input, 208 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1668819090974 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1668819090974 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668819090974 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668819090975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1668819090975 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668819090975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668819091141 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668819091150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668819092442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668819092575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668819092608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668819097722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668819097723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668819098027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668819100692 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668819100692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668819102643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668819102643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668819102645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668819102757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668819102765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668819102996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668819102996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668819103207 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668819103524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/output_files/Microprocessor.fit.smsg " "Generated suppressed messages file /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/output_files/Microprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668819103791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1738 " "Peak virtual memory: 1738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819104163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:51:44 2022 " "Processing ended: Fri Nov 18 18:51:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819104163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819104163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819104163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668819104163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668819104785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819104787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:51:44 2022 " "Processing started: Fri Nov 18 18:51:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819104787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668819104787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668819104787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668819104939 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668819106493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668819106563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819106868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:51:46 2022 " "Processing ended: Fri Nov 18 18:51:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819106868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819106868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819106868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668819106868 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668819106966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668819107420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819107422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:51:47 2022 " "Processing started: Fri Nov 18 18:51:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819107422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819107422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microprocessor -c Microprocessor " "Command: quartus_sta Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819107422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668819107446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668819107521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668819107521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668819107818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microprocessor.sdc " "Synopsys Design Constraints File file not found: 'Microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668819107858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107858 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668819107860 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name computational_unit:comp_unit\|r_eq_0 computational_unit:comp_unit\|r_eq_0 " "create_clock -period 1.000 -name computational_unit:comp_unit\|r_eq_0 computational_unit:comp_unit\|r_eq_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668819107860 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819107860 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819107861 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819107861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819107862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819107862 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668819107863 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668819107883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819107915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819107915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.018 " "Worst-case setup slack is -10.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.018            -370.592 clk  " "  -10.018            -370.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.956            -100.715 computational_unit:comp_unit\|r_eq_0  " "   -9.956            -100.715 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.282               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.410 " "Worst-case recovery slack is -5.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.410             -48.800 computational_unit:comp_unit\|r_eq_0  " "   -5.410             -48.800 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.164 " "Worst-case removal slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -6.758 computational_unit:comp_unit\|r_eq_0  " "   -1.164              -6.758 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.377 clk  " "   -3.000            -111.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683            -257.743 computational_unit:comp_unit\|r_eq_0  " "   -2.683            -257.743 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819107950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819107950 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819108036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668819108048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668819108282 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819108332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819108332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819108344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819108344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.145 " "Worst-case setup slack is -9.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.145             -92.960 computational_unit:comp_unit\|r_eq_0  " "   -9.145             -92.960 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.033            -334.769 clk  " "   -9.033            -334.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.307               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.108 " "Worst-case recovery slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108             -45.840 computational_unit:comp_unit\|r_eq_0  " "   -5.108             -45.840 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.002 " "Worst-case removal slack is -1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -5.595 computational_unit:comp_unit\|r_eq_0  " "   -1.002              -5.595 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.761 clk  " "   -3.000            -110.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509            -228.446 computational_unit:comp_unit\|r_eq_0  " "   -2.509            -228.446 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108382 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819108473 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819108538 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819108538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819108539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819108541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819108541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.162 " "Worst-case setup slack is -5.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162             -51.817 computational_unit:comp_unit\|r_eq_0  " "   -5.162             -51.817 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597            -164.270 clk  " "   -4.597            -164.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.056               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.661 " "Worst-case recovery slack is -2.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.661             -23.204 computational_unit:comp_unit\|r_eq_0  " "   -2.661             -23.204 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.557 " "Worst-case removal slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -3.181 computational_unit:comp_unit\|r_eq_0  " "   -0.557              -3.181 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.218 clk  " "   -3.000             -76.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094             -87.264 computational_unit:comp_unit\|r_eq_0  " "   -1.094             -87.264 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819108587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819108587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819109108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819109111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819109226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:51:49 2022 " "Processing ended: Fri Nov 18 18:51:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819109226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819109226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819109226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668819109226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668819109859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819109861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:51:49 2022 " "Processing started: Fri Nov 18 18:51:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819109861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668819109861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668819109861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668819110027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microprocessor.vo /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/ simulation " "Generated file Microprocessor.vo in folder \"/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668819110102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819110140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:51:50 2022 " "Processing ended: Fri Nov 18 18:51:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819110140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819110140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819110140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668819110140 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668819110277 ""}
