{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.3
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.21,
        0.25,
        0.3,
        0.4,
        0.5,
        1.0
      ],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "yddraig09.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POWER",
        "nets": [
          "+12V",
          "+3V3",
          "+5V",
          "GND"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.4,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SIGNAL",
        "nets": [
          "/6809 CPU/CLK_8MHZ",
          "/6809 CPU/CLOCK_Q",
          "/6809 CPU/CPU_A15",
          "/6809 CPU/RD~{WR}",
          "/6809 CPU/RESET",
          "/6809 CPU/~{FIRQ}",
          "/6809 CPU/~{HALT}",
          "/6809 CPU/~{IRQ}",
          "/6809 CPU/~{NMI}",
          "/6809 CPU/~{RESET}",
          "/Audio/A0",
          "/Audio/AUDIO_L",
          "/Audio/AUDIO_OUT",
          "/Audio/D0",
          "/Audio/D1",
          "/Audio/D2",
          "/Audio/D3",
          "/Audio/D4",
          "/Audio/D5",
          "/Audio/D6",
          "/Audio/D7",
          "/Audio/~{CS_SND}",
          "/Decode Logic/~{BANKSEL}",
          "/Decode Logic/~{CS_EXP}",
          "/Decode Logic/~{CS_IRQEN}",
          "/Decode Logic/~{CS_KBD}",
          "/Decode Logic/~{CS_RAM}",
          "/Decode Logic/~{CS_ROM}",
          "/Decode Logic/~{CS_RTC}",
          "/Decode Logic/~{CS_UART}",
          "/Decode Logic/~{CS_VDP}",
          "/Decode Logic/~{CS_VIA}",
          "/Decode Logic/~{IOSEL}",
          "/Decode Logic/~{MEM0}",
          "/Decode Logic/~{MEM2}",
          "/Decode Logic/~{MEM4}",
          "/Decode Logic/~{MEM6}",
          "/Decode Logic/~{MEMC}",
          "/Decode Logic/~{MEME}",
          "/IO/ATN_OUT",
          "/IO/CLK_IN",
          "/IO/CLK_OUT",
          "/IO/DATA_IN",
          "/IO/DATA_OUT",
          "/IO/IEC_ATTN",
          "/IO/SD_CD",
          "/IO/SD_CDV3",
          "/IO/SD_CLK",
          "/IO/SD_MISO",
          "/IO/SD_MOSI",
          "/IO/SD_WP",
          "/IO/SD_WPV3",
          "/IO/SPI_CLK",
          "/IO/SPI_MISO",
          "/IO/SPI_MOSI",
          "/IO/USER1",
          "/IO/USER2",
          "/IO/~{IEC_RESET}",
          "/IO/~{IEC_SRQIN}",
          "/IO/~{SD_SS}",
          "/IO/~{SPI_SS0}",
          "/IO/~{SPI_SS1}",
          "/IO/~{SPI_SS2}",
          "/IO/~{SPI_SS3}",
          "/Interrupts/~{IRQ3}",
          "/Keyboard/SCDAT0",
          "/Keyboard/SCDAT1",
          "/Keyboard/SCDAT2",
          "/Keyboard/SCDAT3",
          "/Keyboard/SCDAT4",
          "/Keyboard/SCDAT5",
          "/Keyboard/SCDAT6",
          "/Keyboard/SCDAT7",
          "/Keyboard/~{COL0}",
          "/Keyboard/~{COL1}",
          "/Keyboard/~{COL2}",
          "/Keyboard/~{COL3}",
          "/Keyboard/~{COL4}",
          "/Keyboard/~{COL5}",
          "/Keyboard/~{COL6}",
          "/Keyboard/~{COL7}",
          "/Keyboard/~{COL8}",
          "/Keyboard/~{FIFO_CLR}",
          "/Keyboard/~{FIFO_FULL}",
          "/Keyboard/~{FIFO_RD}",
          "/Keyboard/~{FIFO_WR}",
          "/Keyboard/~{KBD_STATUS}",
          "/Keyboard/~{ROW0}",
          "/Keyboard/~{ROW1}",
          "/Keyboard/~{ROW2}",
          "/Keyboard/~{ROW3}",
          "/Keyboard/~{ROW4}",
          "/Keyboard/~{ROW5}",
          "/Keyboard/~{ROW6}",
          "/Keyboard/~{ROW7}",
          "/Keyboard/~{ROW8}",
          "/RAM and ROM/BSEL0",
          "/RAM and ROM/BSEL1",
          "/RAM and ROM/BSEL2",
          "/RAM and ROM/BSEL3",
          "/RAM and ROM/BSEL4",
          "/RAM and ROM/BSEL5",
          "/RAM and ROM/RAMB0",
          "/RAM and ROM/RAMB1",
          "/RAM and ROM/RAMB2",
          "/RAM and ROM/RAMB3",
          "/RAM and ROM/RAMB4",
          "/RAM and ROM/ROMBANK",
          "/Serial Ports/CTSA",
          "/Serial Ports/CTSB",
          "/Serial Ports/RTSA",
          "/Serial Ports/RTSB",
          "/Serial Ports/RXDA",
          "/Serial Ports/RXDB",
          "/Serial Ports/TXDA",
          "/Serial Ports/TXDB",
          "/Video/BLUE",
          "/Video/GREEN",
          "/Video/RED",
          "/Video/~{CSYNC}",
          "/Video/~{RAS}",
          "/VideoOut/BOUT",
          "/VideoOut/CVOUT",
          "/VideoOut/GOUT",
          "/VideoOut/PAL_CLK",
          "/VideoOut/ROUT",
          "/VideoOut/SYNCOUT",
          "/~{RD}",
          "/~{WR}",
          "Net-(BT1-Pad1)",
          "Net-(C10-Pad1)",
          "Net-(C11-Pad1)",
          "Net-(C20-Pad1)",
          "Net-(C21-Pad1)",
          "Net-(C23-Pad1)",
          "Net-(C23-Pad2)",
          "Net-(C24-Pad1)",
          "Net-(C24-Pad2)",
          "Net-(C25-Pad1)",
          "Net-(C25-Pad2)",
          "Net-(C26-Pad1)",
          "Net-(C28-Pad2)",
          "Net-(C32-Pad1)",
          "Net-(C33-Pad1)",
          "Net-(C34-Pad1)",
          "Net-(C35-Pad1)",
          "Net-(C36-Pad1)",
          "Net-(C37-Pad1)",
          "Net-(C39-Pad1)",
          "Net-(C40-Pad1)",
          "Net-(C41-Pad1)",
          "Net-(C42-Pad1)",
          "Net-(C43-Pad1)",
          "Net-(C43-Pad2)",
          "Net-(C50-Pad1)",
          "Net-(C52-Pad1)",
          "Net-(C67-Pad1)",
          "Net-(C68-Pad1)",
          "Net-(C69-Pad1)",
          "Net-(C69-Pad2)",
          "Net-(C70-Pad1)",
          "Net-(C70-Pad2)",
          "Net-(C72-Pad2)",
          "Net-(C74-Pad1)",
          "Net-(C75-Pad1)",
          "Net-(C79-Pad1)",
          "Net-(C80-Pad1)",
          "Net-(C85-Pad1)",
          "Net-(C86-Pad1)",
          "Net-(C87-Pad1)",
          "Net-(D1-Pad1)",
          "Net-(D1-Pad2)",
          "Net-(D10-Pad1)",
          "Net-(D10-Pad2)",
          "Net-(D2-Pad1)",
          "Net-(D2-Pad2)",
          "Net-(D4-Pad2)",
          "Net-(D5-Pad2)",
          "Net-(D6-Pad1)",
          "Net-(D7-Pad1)",
          "Net-(D8-Pad1)",
          "Net-(D9-Pad1)",
          "Net-(D9-Pad2)",
          "Net-(FB1-Pad1)",
          "Net-(FB1-Pad2)",
          "Net-(FB10-Pad1)",
          "Net-(FB10-Pad2)",
          "Net-(FB11-Pad1)",
          "Net-(FB11-Pad2)",
          "Net-(FB12-Pad1)",
          "Net-(FB12-Pad2)",
          "Net-(FB13-Pad1)",
          "Net-(FB13-Pad2)",
          "Net-(FB14-Pad1)",
          "Net-(FB14-Pad2)",
          "Net-(FB2-Pad2)",
          "Net-(FB3-Pad2)",
          "Net-(FB4-Pad1)",
          "Net-(FB4-Pad2)",
          "Net-(FB5-Pad2)",
          "Net-(FB6-Pad2)",
          "Net-(FB7-Pad1)",
          "Net-(FB7-Pad2)",
          "Net-(FB8-Pad1)",
          "Net-(FB8-Pad2)",
          "Net-(FB9-Pad1)",
          "Net-(FB9-Pad2)",
          "Net-(J11-Pad2)",
          "Net-(J12-Pad3)",
          "Net-(J12-Pad5)",
          "Net-(J13-Pad1)",
          "Net-(J14-Pad1)",
          "Net-(J7-Pad2)",
          "Net-(J7-Pad3)",
          "Net-(J7-Pad7)",
          "Net-(J7-Pad8)",
          "Net-(J8-Pad2)",
          "Net-(J8-Pad3)",
          "Net-(J8-Pad7)",
          "Net-(J8-Pad8)",
          "Net-(L1-Pad1)",
          "Net-(L2-Pad1)",
          "Net-(Q1-Pad2)",
          "Net-(Q2-Pad2)",
          "Net-(Q3-Pad2)",
          "Net-(Q4-Pad2)",
          "Net-(Q4-Pad3)",
          "Net-(Q5-Pad2)",
          "Net-(Q6-Pad2)",
          "Net-(Q7-Pad2)",
          "Net-(R1-Pad1)",
          "Net-(R15-Pad2)",
          "Net-(R16-Pad2)",
          "Net-(R17-Pad2)",
          "Net-(R18-Pad2)",
          "Net-(R19-Pad2)",
          "Net-(R2-Pad1)",
          "Net-(R20-Pad2)",
          "Net-(R35-Pad2)",
          "Net-(U15-Pad22)",
          "Net-(U15-Pad23)",
          "Net-(U15-Pad39)",
          "Net-(U24-Pad2)",
          "Net-(U24-Pad3)",
          "Net-(U25-Pad12)",
          "Net-(U25-Pad6)",
          "Net-(U31-Pad10)",
          "Net-(U31-Pad11)",
          "Net-(U31-Pad2)",
          "Net-(U31-Pad3)",
          "Net-(U31-Pad5)",
          "Net-(U31-Pad6)",
          "Net-(U31-Pad8)",
          "Net-(U32-Pad13)",
          "Net-(U32-Pad14)",
          "Net-(U32-Pad15)",
          "Net-(U32-Pad16)",
          "Net-(U33-Pad11)",
          "Net-(U33-Pad3)",
          "Net-(U33-Pad6)",
          "Net-(U33-Pad8)",
          "Net-(U34-Pad13)",
          "Net-(U34-Pad2)",
          "Net-(U35-Pad14)",
          "Net-(U35-Pad6)",
          "Net-(U35-Pad7)",
          "Net-(U35-Pad9)",
          "Net-(U40-Pad13)",
          "Net-(U40-Pad3)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SIGNALSMALL",
        "nets": [
          "/Decode Logic/~{VDP_RD}",
          "/Decode Logic/~{VDP_WR}",
          "/Video/VA0",
          "/Video/VA1",
          "/Video/VA2",
          "/Video/VA3",
          "/Video/VA4",
          "/Video/VA5",
          "/Video/VA6",
          "/Video/VA7",
          "/Video/VD0",
          "/Video/VD1",
          "/Video/VD2",
          "/Video/VD3",
          "/Video/VD4",
          "/Video/VD5",
          "/Video/VD6",
          "/Video/VD7",
          "/Video/VR~{W}",
          "/Video/~{CAS0}",
          "/Video/~{CAS1}",
          "/Video/~{CASX}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.21,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "../ddraig-libs/Ddraig_A3.kicad_wks",
    "plot_directory": "C:/Dev/Temp/",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "3cf18d79-3df5-467d-a147-795d8b124c26",
      ""
    ],
    [
      "00000000-0000-0000-0000-000060ac674f",
      "6809 CPU"
    ],
    [
      "00000000-0000-0000-0000-000060bddc0e",
      "Audio"
    ],
    [
      "00000000-0000-0000-0000-000060bdd808",
      "Decode Logic"
    ],
    [
      "00000000-0000-0000-0000-000061449201",
      "IO"
    ],
    [
      "00000000-0000-0000-0000-00006162d433",
      "Interrupts"
    ],
    [
      "00000000-0000-0000-0000-00006145d500",
      "Keyboard"
    ],
    [
      "00000000-0000-0000-0000-000061934030",
      "Power and Expansion"
    ],
    [
      "00000000-0000-0000-0000-000061432d30",
      "RAM and ROM"
    ],
    [
      "00000000-0000-0000-0000-00006149c14c",
      "Real-time Clock"
    ],
    [
      "00000000-0000-0000-0000-000060bdd923",
      "Serial Ports"
    ],
    [
      "00000000-0000-0000-0000-000060bddac0",
      "Video"
    ],
    [
      "00000000-0000-0000-0000-0000619d3c4f",
      "VideoOut"
    ]
  ],
  "text_variables": {}
}
