Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Apr  9 16:21:23 2025
| Host             : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command          : report_power -file caravel_power_routed.rpt -pb caravel_power_summary_routed.pb -rpx caravel_power_routed.rpx
| Design           : caravel
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.237        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.140        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |    30614 |       --- |             --- |
|   LUT as Logic           |     0.002 |    12585 |     63400 |           19.85 |
|   Register               |    <0.001 |    14915 |    126800 |           11.76 |
|   CARRY4                 |    <0.001 |      481 |     15850 |            3.03 |
|   F7/F8 Muxes            |    <0.001 |      599 |     63400 |            0.94 |
|   LUT as Shift Register  |    <0.001 |       40 |     19000 |            0.21 |
|   LUT as Distributed RAM |    <0.001 |      208 |     19000 |            1.09 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      150 |       --- |             --- |
| Signals                  |     0.004 |    26273 |       --- |             --- |
| Block RAM                |     0.002 |      5.5 |       135 |            4.07 |
| MMCM                     |     0.121 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        6 |       240 |            2.50 |
| I/O                      |     0.005 |       67 |       210 |           31.90 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.237 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-------------------------------+-----------------+
| Clock            | Domain                        | Constraint (ns) |
+------------------+-------------------------------+-----------------+
| clkfbout_clk_fix | clk_fix/inst/clkfbout_clk_fix |            50.0 |
| clock100         | clock100                      |            10.0 |
| clock12          | clk_fix/inst/clk_out1_clk_fix |            83.3 |
+------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| caravel                  |     0.140 |
|   chip_core              |     0.013 |
|     mprj                 |     0.007 |
|       TopLevel           |     0.007 |
|     soc                  |     0.005 |
|       core               |     0.005 |
|   clk_fix                |     0.121 |
|     inst                 |     0.121 |
|   mprj_io_IOBUF[14]_inst |     0.001 |
|   mprj_io_IOBUF[15]_inst |     0.001 |
+--------------------------+-----------+


