
*** Running vivado
    with args -log design_1_pl_top_fc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pl_top_fc_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_pl_top_fc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/GitHub/ASIC-PYNQ/lab8/prj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/GitHub/ASIC-PYNQ/lab8/prj' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.runs/design_1_pl_top_fc_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_pl_top_fc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1169.910 ; gain = 28.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pl_top_fc_0_0' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/synth/design_1_pl_top_fc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pl_top_fc' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/pl_top_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_rd_interface_fc' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/axis_rd_interface_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_AW bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b01 
	Parameter FETCH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'asy_fifo' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/asy_fifo.v:6]
	Parameter data_width bound to: 64 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
	Parameter data_depth bound to: 64 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'asy_fifo' (1#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/asy_fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_rd_interface_fc' (2#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/axis_rd_interface_fc.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_top_wrap' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_top_wrap.v:3]
	Parameter AXIS_W bound to: 64 - type: integer 
	Parameter IN_WORDS bound to: 4 - type: integer 
	Parameter WORD_W bound to: 1024 - type: integer 
	Parameter BEATS_PER_WORD bound to: 16 - type: integer 
	Parameter OUT_BYTES bound to: 2 - type: integer 
	Parameter P_IDLE bound to: 2'b00 
	Parameter P_RECV bound to: 2'b01 
	Parameter P_RUN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fc_top_ip' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:4]
	Parameter INPUT_BLOCK_SIZE bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_FC1 bound to: 2'b01 
	Parameter S_FC2 bound to: 2'b10 
	Parameter S_FC3 bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'weight_ram_rd3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/synth/weight_ram_rd3.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: weight_ram_rd3.mif - type: string 
	Parameter C_INIT_FILE bound to: weight_ram_rd3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     100.750952 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/synth/weight_ram_rd3.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'weight_ram_rd3' (11#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/synth/weight_ram_rd3.vhd:70]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (9) of module 'weight_ram_rd3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:67]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:65]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:65]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_rd3' is unconnected for instance 'u_weight_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:65]
WARNING: [Synth 8-7023] instance 'u_weight_ram' of module 'weight_ram_rd3' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:65]
INFO: [Synth 8-638] synthesizing module 'bias_ram_rd3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_rd3/synth/bias_ram_rd3.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bias_ram_rd3.mif - type: string 
	Parameter C_INIT_FILE bound to: bias_ram_rd3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.54005 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_rd3/synth/bias_ram_rd3.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'bias_ram_rd3' (12#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_rd3/synth/bias_ram_rd3.vhd:70]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:72]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:72]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_ram_rd3' is unconnected for instance 'u_bias_ram' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:72]
WARNING: [Synth 8-7023] instance 'u_bias_ram' of module 'bias_ram_rd3' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'fc_1' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc.v:3]
	Parameter INPUT_DIM bound to: 512 - type: integer 
	Parameter OUTPUT_DIM bound to: 128 - type: integer 
	Parameter GROUP_SIZE bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 128 - type: integer 
	Parameter S1 bound to: 64 - type: integer 
	Parameter S2 bound to: 32 - type: integer 
	Parameter S3 bound to: 16 - type: integer 
	Parameter S4 bound to: 8 - type: integer 
	Parameter S5 bound to: 4 - type: integer 
	Parameter S6 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (13#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_1' (14#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc.v:3]
INFO: [Synth 8-638] synthesizing module 'weight_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc2/synth/weight_ram_fc2.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: weight_ram_fc2.mif - type: string 
	Parameter C_INIT_FILE bound to: weight_ram_fc2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     100.750952 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc2/synth/weight_ram_fc2.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'weight_ram_fc2' (15#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc2/synth/weight_ram_fc2.vhd:70]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:149]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:149]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_fc2' is unconnected for instance 'u_weight_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:149]
WARNING: [Synth 8-7023] instance 'u_weight_ram_fc2' of module 'weight_ram_fc2' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:149]
INFO: [Synth 8-638] synthesizing module 'bias_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_fc2/synth/bias_ram_fc2.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bias_ram_fc2.mif - type: string 
	Parameter C_INIT_FILE bound to: bias_ram_fc2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.54005 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_fc2/synth/bias_ram_fc2.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'bias_ram_fc2' (16#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_fc2/synth/bias_ram_fc2.vhd:70]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:156]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:156]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_ram_fc2' is unconnected for instance 'u_bias_ram_fc2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:156]
WARNING: [Synth 8-7023] instance 'u_bias_ram_fc2' of module 'bias_ram_fc2' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:156]
INFO: [Synth 8-6157] synthesizing module 'fc_2' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_2.v:3]
	Parameter INPUT_DIM bound to: 128 - type: integer 
	Parameter OUTPUT_DIM bound to: 32 - type: integer 
	Parameter GROUP_SIZE bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter COMPUTE bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fc_2' (17#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_2.v:3]
INFO: [Synth 8-638] synthesizing module 'weight_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc3/synth/weight_ram_fc3.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: weight_ram_fc3.mif - type: string 
	Parameter C_INIT_FILE bound to: weight_ram_fc3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     26.8022 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc3/synth/weight_ram_fc3.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'weight_ram_fc3' (18#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc3/synth/weight_ram_fc3.vhd:70]
WARNING: [Synth 8-7071] port 'rsta' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:215]
WARNING: [Synth 8-7071] port 'wea' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:215]
WARNING: [Synth 8-7071] port 'dina' of module 'weight_ram_fc3' is unconnected for instance 'u_weight_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:215]
WARNING: [Synth 8-7023] instance 'u_weight_ram_fc3' of module 'weight_ram_fc3' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:215]
INFO: [Synth 8-638] synthesizing module 'bias_weight_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_weight_fc3/synth/bias_weight_fc3.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bias_weight_fc3.mif - type: string 
	Parameter C_INIT_FILE bound to: bias_weight_fc3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.54005 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_weight_fc3/synth/bias_weight_fc3.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'bias_weight_fc3' (19#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_weight_fc3/synth/bias_weight_fc3.vhd:70]
WARNING: [Synth 8-7071] port 'rsta' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:222]
WARNING: [Synth 8-7071] port 'wea' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:222]
WARNING: [Synth 8-7071] port 'dina' of module 'bias_weight_fc3' is unconnected for instance 'u_bias_ram_fc3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:222]
WARNING: [Synth 8-7023] instance 'u_bias_ram_fc3' of module 'bias_weight_fc3' has 6 connections declared, but only 3 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:222]
INFO: [Synth 8-6157] synthesizing module 'fc_3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_3.v:3]
	Parameter INPUT_DIM bound to: 32 - type: integer 
	Parameter OUTPUT_DIM bound to: 2 - type: integer 
	Parameter GROUP_SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter COMPUTE bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'adder_tree3' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/adder_tree3.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 32 - type: integer 
	Parameter S1 bound to: 16 - type: integer 
	Parameter S2 bound to: 8 - type: integer 
	Parameter S3 bound to: 4 - type: integer 
	Parameter S5 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree3' (20#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/adder_tree3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_3' (21#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_3.v:3]
INFO: [Synth 8-226] default block is never used [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:295]
INFO: [Synth 8-6157] synthesizing module 'multiplier_array' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/multi_array.v:3]
	Parameter NUM_MULTIPLIERS bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_8' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/synth/mult_8.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/synth/mult_8.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/synth/mult_8.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/synth/mult_8.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_8' (27#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/synth/mult_8.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_array' (28#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/multi_array.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_top_ip' (29#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/top.v:4]
WARNING: [Synth 8-7071] port 'fc_out' of module 'fc_top_ip' is unconnected for instance 'u_core' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_top_wrap.v:123]
WARNING: [Synth 8-7023] instance 'u_core' of module 'fc_top_ip' has 9 connections declared, but only 8 given [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_top_wrap.v:123]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "input_buf_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'fc_top_wrap' (30#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/fc_top_wrap.v:3]
INFO: [Synth 8-6157] synthesizing module 'axis_wr_interface_fc' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/axis_wr_interface_fc.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_AW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asy_fifo__parameterized0' [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/asy_fifo.v:6]
	Parameter data_width bound to: 64 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_depth bound to: 16 - type: integer 
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'asy_fifo__parameterized0' (30#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/asy_fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_wr_interface_fc' (31#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/axis_wr_interface_fc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pl_top_fc' (32#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ipshared/cf55/src/pl_top_fc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pl_top_fc_0_0' (33#1) [f:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.gen/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/synth/design_1_pl_top_fc_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 2323.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.runs/design_1_pl_top_fc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.runs/design_1_pl_top_fc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2323.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 2323.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_weight_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_weight_ram_fc3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_weight_ram_fc2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[0].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[100].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[101].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[102].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[103].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[104].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[105].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[106].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[107].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[108].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[109].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[10].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[110].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[111].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[112].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[113].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[114].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[115].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[116].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[117].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[118].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[119].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[11].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[120].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[121].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[122].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[123].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[124].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[125].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[126].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[127].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[12].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[13].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[14].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[15].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[16].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[17].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[18].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[19].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[1].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[20].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[21].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[22].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[23].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[24].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[25].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[26].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[27].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[28].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[29].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[2].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[30].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[31].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[32].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[33].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[34].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[35].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[36].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[37].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[38].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[39].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[3].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[40].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[41].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[42].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[43].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[44].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[45].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[46].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[47].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[48].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[49].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[4].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[50].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[51].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[52].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[53].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[54].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[55].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[56].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[57].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[58].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[59].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[5].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[60].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[61].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[62].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[63].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[64].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[65].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[66].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[67].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[68].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[69].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[6].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[70].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[71].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[72].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[73].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[74].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[75].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[76].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[77].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[78].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[79].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[7].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[80].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[81].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[82].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[83].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[84].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[85].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[86].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[87].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[88].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[89].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[8].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[90].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[91].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[92].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[93].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[94].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[95].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[96].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[97].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[98].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[99].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_mult_array_shared/\mult_array[9].mul_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_bias_ram_fc3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_bias_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_wrap/u_core/u_bias_ram_fc2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'axis_rd_interface_fc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_3'
INFO: [Synth 8-802] inferred FSM for state register 'fc_state_reg' in module 'fc_top_ip'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'fc_top_wrap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                   FETCH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'c_state_reg' in module 'axis_rd_interface_fc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    LOAD |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fc_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    LOAD |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fc_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_FC1 |                               01 |                               01
                   S_FC2 |                               10 |                               10
                   S_FC3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fc_state_reg' using encoding 'sequential' in module 'fc_top_ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                              001 |                               00
                  P_RECV |                              010 |                               01
                   P_RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'one-hot' in module 'fc_top_wrap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   479|
|2     |DSP48E1  |   128|
|3     |LUT1     |    16|
|4     |LUT2     |   164|
|5     |LUT3     |  1136|
|6     |LUT4     |  3067|
|7     |LUT5     |  1382|
|8     |LUT6     |  6106|
|9     |MUXF7    |  1184|
|10    |MUXF8    |   569|
|11    |RAMB18E1 |     5|
|16    |RAMB36E1 |    32|
|48    |SRL16E   |    41|
|49    |FDCE     |  5851|
|50    |FDPE     |     4|
|51    |FDRE     | 11955|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2323.484 ; gain = 1182.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2323.484 ; gain = 1182.109
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2323.484 ; gain = 1182.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 2323.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2323.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2323.484 ; gain = 1182.109
INFO: [Common 17-1381] The checkpoint 'F:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.runs/design_1_pl_top_fc_0_0_synth_1/design_1_pl_top_fc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pl_top_fc_0_0, cache-ID = 6392b0aa89e33156
INFO: [Coretcl 2-1174] Renamed 630 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/GitHub/ASIC-PYNQ/lab8/prj/block/project_1.runs/design_1_pl_top_fc_0_0_synth_1/design_1_pl_top_fc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pl_top_fc_0_0_utilization_synth.rpt -pb design_1_pl_top_fc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 17:53:11 2025...
