{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731864133223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731864133223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:52:13 2024 " "Processing started: Sun Nov 17 22:52:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731864133223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864133223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864133224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731864133437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731864133437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139786 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.v(97) " "Verilog HDL warning at data_mem.v(97): extended using \"x\" or \"z\"" {  } { { "code/data_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/data_mem.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731864139787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/main_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(21) " "Verilog HDL warning at imm_extend.v(21): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/imm_extend.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731864139795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/imm_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_decoder.v(29) " "Verilog HDL warning at alu_decoder.v(29): extended using \"x\" or \"z\"" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731864139799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139801 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "code/components/slicer.v " "Can't analyze file -- file code/components/slicer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731864139803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pcsrc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pcsrc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrc_Decoder " "Found entity 1: PCSrc_Decoder" {  } { { "code/components/PCSrc_Decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/PCSrc_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731864139804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_riscv_cpu " "Elaborating entity \"t1c_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731864139827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/t1c_riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/controller.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_decoder.v(14) " "Verilog HDL Case Statement warning at alu_decoder.v(14): incomplete case statement has no default case item" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl alu_decoder.v(14) " "Verilog HDL Always Construct warning at alu_decoder.v(14): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] alu_decoder.v(14) " "Inferred latch for \"ALUControl\[0\]\" at alu_decoder.v(14)" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] alu_decoder.v(14) " "Inferred latch for \"ALUControl\[1\]\" at alu_decoder.v(14)" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] alu_decoder.v(14) " "Inferred latch for \"ALUControl\[2\]\" at alu_decoder.v(14)" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] alu_decoder.v(14) " "Inferred latch for \"ALUControl\[3\]\" at alu_decoder.v(14)" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864139832 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|alu_decoder:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrc_Decoder riscv_cpu:rvcpu\|controller:c\|PCSrc_Decoder:PCSrcD " "Elaborating entity \"PCSrc_Decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|PCSrc_Decoder:PCSrcD\"" {  } { { "code/components/controller.v" "PCSrcD" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/riscv_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_cpu:rvcpu\|datapath:dp\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux3:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:umux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:umux\"" {  } { { "code/components/datapath.v" "umux" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/t1c_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139844 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(14) " "Verilog HDL warning at instr_mem.v(14): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/instr_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1731864139848 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731864139855 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731864139855 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731864139855 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "code/t1c_riscv_cpu.v" "dmem" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/t1c_riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864139865 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/reg_file.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731864141889 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731864141889 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1731864141899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[0\] " "LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[0\]\" is permanently enabled" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731864143760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[1\] " "LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[1\]\" is permanently enabled" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731864143761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[2\] " "LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[2\]\" is permanently enabled" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731864143761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[3\] " "LATCH primitive \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\|ALUControl\[3\]\" is permanently enabled" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/code/components/alu_decoder.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731864143761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731864150385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 1/t1c_riscv_cpu/risc-V/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864154748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731864154955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731864154955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7570 " "Implemented 7570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731864155220 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731864155220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7342 " "Implemented 7342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731864155220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731864155220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731864155243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:52:35 2024 " "Processing ended: Sun Nov 17 22:52:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731864155243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731864155243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731864155243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731864155243 ""}
