

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:14:53 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Basic_Solution (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1_VITIS_LOOP_13_2  |        8|        8|         6|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_src/matrix_operations.cpp:13]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_src/matrix_operations.cpp:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 0, i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln13 = store i2 0, i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_17_3" [HLS_src/matrix_operations.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [HLS_src/matrix_operations.cpp:11]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%icmp_ln11 = icmp_eq  i3 %indvar_flatten_load, i3 4" [HLS_src/matrix_operations.cpp:11]   --->   Operation 26 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln11_1 = add i3 %indvar_flatten_load, i3 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 27 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc36, void %for.end38" [HLS_src/matrix_operations.cpp:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln11 = add i2 %i_load, i2 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 31 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.20ns)   --->   "%icmp_ln13 = icmp_eq  i2 %j_load, i2 2" [HLS_src/matrix_operations.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.81ns)   --->   "%select_ln11 = select i1 %icmp_ln13, i2 0, i2 %j_load" [HLS_src/matrix_operations.cpp:11]   --->   Operation 33 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.81ns)   --->   "%select_ln11_1 = select i1 %icmp_ln13, i2 %add_ln11, i2 %i_load" [HLS_src/matrix_operations.cpp:11]   --->   Operation 34 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln18 = shl i2 %select_ln11_1, i2 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 35 'shl' 'shl_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %shl_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 36 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 38 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln11" [HLS_src/matrix_operations.cpp:13]   --->   Operation 39 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln13" [HLS_src/matrix_operations.cpp:18]   --->   Operation 40 'getelementptr' 'b_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 41 'load' 'b_load' <Predicate = (!icmp_ln11)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (1.20ns)   --->   "%add_ln13 = add i2 %select_ln11, i2 1" [HLS_src/matrix_operations.cpp:13]   --->   Operation 42 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.32ns)   --->   "%store_ln11 = store i3 %add_ln11_1, i3 %indvar_flatten" [HLS_src/matrix_operations.cpp:11]   --->   Operation 43 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.32>
ST_1 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 %select_ln11_1, i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 44 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.32>
ST_1 : Operation 45 [1/1] (1.32ns)   --->   "%store_ln13 = store i2 %add_ln13, i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 46 [1/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %a_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 47 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 48 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %b_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 49 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 50 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln18 = or i2 %shl_ln18, i2 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 51 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %or_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 52 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln18_5" [HLS_src/matrix_operations.cpp:18]   --->   Operation 53 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%xor_ln18 = xor i2 %select_ln11, i2 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 55 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %xor_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln18_6" [HLS_src/matrix_operations.cpp:18]   --->   Operation 57 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 58 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [2/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 59 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 60 [1/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 60 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %a_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 61 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.20ns)   --->   "%add_ln20_1 = add i2 %shl_ln18, i2 %select_ln11" [HLS_src/matrix_operations.cpp:20]   --->   Operation 62 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %add_ln20_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 63 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln20" [HLS_src/matrix_operations.cpp:20]   --->   Operation 64 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 65 'mul' 'intermediate' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 66 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %b_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 67 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.63ns)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 68 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 69 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 70 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 70 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.51>
ST_5 : Operation 71 [1/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 71 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 72 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 72 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (1.84ns)   --->   "%intermediate_1 = add i16 %add_ln20, i16 %c_load" [HLS_src/matrix_operations.cpp:20]   --->   Operation 73 'add' 'intermediate_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.84ns)   --->   "%icmp_ln22 = icmp_ugt  i16 %intermediate_1, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %intermediate_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.07ns)   --->   "%select_ln25 = select i1 %icmp_ln22, i8 128, i8 %trunc_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 76 'select' 'select_ln25' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS_src/matrix_operations.cpp:28]   --->   Operation 83 'ret' 'ret_ln28' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_1_VITIS_LOOP_13_2_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i8 %result, i64 0, i64 %zext_ln20" [HLS_src/matrix_operations.cpp:25]   --->   Operation 79 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_src/matrix_operations.cpp:13]   --->   Operation 80 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25, i2 %result_addr" [HLS_src/matrix_operations.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_3" [HLS_src/matrix_operations.cpp:13]   --->   Operation 82 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.865ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', HLS_src/matrix_operations.cpp:13) of constant 0 on local variable 'j', HLS_src/matrix_operations.cpp:13 [19]  (1.324 ns)
	'load' operation 2 bit ('j_load', HLS_src/matrix_operations.cpp:13) on local variable 'j', HLS_src/matrix_operations.cpp:13 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', HLS_src/matrix_operations.cpp:13) [32]  (1.202 ns)
	'select' operation 2 bit ('select_ln11', HLS_src/matrix_operations.cpp:11) [33]  (0.813 ns)
	'add' operation 2 bit ('add_ln13', HLS_src/matrix_operations.cpp:13) [68]  (1.202 ns)
	'store' operation 0 bit ('store_ln13', HLS_src/matrix_operations.cpp:13) of variable 'add_ln13', HLS_src/matrix_operations.cpp:13 on local variable 'j', HLS_src/matrix_operations.cpp:13 [71]  (1.324 ns)

 <State 2>: 3.135ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', HLS_src/matrix_operations.cpp:18) on array 'a' [41]  (1.755 ns)
	'mul' operation 16 bit of DSP[62] ('intermediate', HLS_src/matrix_operations.cpp:18) [57]  (1.380 ns)

 <State 3>: 2.555ns
The critical path consists of the following:
	'xor' operation 2 bit ('xor_ln18', HLS_src/matrix_operations.cpp:18) [47]  (0.800 ns)
	'getelementptr' operation 2 bit ('b_addr_1', HLS_src/matrix_operations.cpp:18) [49]  (0.000 ns)
	'load' operation 8 bit ('b_load_1', HLS_src/matrix_operations.cpp:18) on array 'b' [58]  (1.755 ns)

 <State 4>: 7.145ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load_1', HLS_src/matrix_operations.cpp:18) on array 'a' [43]  (1.755 ns)
	'mul' operation 16 bit ('mul_ln18', HLS_src/matrix_operations.cpp:18) [60]  (3.630 ns)
	'add' operation 16 bit of DSP[62] ('add_ln20', HLS_src/matrix_operations.cpp:20) [62]  (1.760 ns)

 <State 5>: 6.516ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[62] ('add_ln20', HLS_src/matrix_operations.cpp:20) [62]  (1.760 ns)
	'add' operation 16 bit ('intermediate', HLS_src/matrix_operations.cpp:20) [63]  (1.840 ns)
	'icmp' operation 1 bit ('icmp_ln22', HLS_src/matrix_operations.cpp:22) [64]  (1.840 ns)
	'select' operation 8 bit ('select_ln25', HLS_src/matrix_operations.cpp:25) [66]  (1.076 ns)

 <State 6>: 1.755ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('result_addr', HLS_src/matrix_operations.cpp:25) [53]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', HLS_src/matrix_operations.cpp:25) of variable 'select_ln25', HLS_src/matrix_operations.cpp:25 on array 'result' [67]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
