{
  "name": "core_arch::x86::avx512f::_mm512_reduce_min_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_extractf64x4_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extract 256 bits (composed of 4 packed double-precision (64-bit) floating-point elements) from a, selected with imm8, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_extractf64x4_pd&expand=2454)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_min_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares packed double-precision (64-bit) floating-point elements\n in `a` and `b`, and returns packed minimum values\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_min_pd)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_extractf128_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts 128 bits (composed of 2 packed double-precision (64-bit)\n floating-point elements) from `a`, selected with `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_extractf128_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "core_arch::x86::sse2::_mm_min_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a new vector with the minimum values from corresponding elements in\n `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_min_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "core_arch::x86::sse2::_mm_min_sd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a new vector with the low element of `a` replaced by the minimum\n of the lower elements of `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_min_sd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "core_arch::x86::sse2::_mm_cvtsd_f64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the lower double-precision (64-bit) floating-point element of `a`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtsd_f64)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_reduce_min_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:33638:1: 33647:2",
  "src": "pub fn _mm512_reduce_min_pd(a: __m512d) -> f64 {\n    unsafe {\n        let a = _mm256_min_pd(\n            _mm512_extractf64x4_pd::<0>(a),\n            _mm512_extractf64x4_pd::<1>(a),\n        );\n        let a = _mm_min_pd(_mm256_extractf128_pd::<0>(a), _mm256_extractf128_pd::<1>(a));\n        _mm_cvtsd_f64(_mm_min_sd(a, simd_shuffle!(a, a, [1, 0])))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_reduce_min_pd(_1: core_arch::x86::__m512d) -> f64 {\n    let mut _0: f64;\n    let  _2: core_arch::x86::__m256d;\n    let mut _3: core_arch::x86::__m256d;\n    let mut _4: core_arch::x86::__m256d;\n    let  _5: core_arch::x86::__m128d;\n    let mut _6: core_arch::x86::__m128d;\n    let mut _7: core_arch::x86::__m128d;\n    let mut _8: core_arch::x86::__m128d;\n    let mut _9: core_arch::x86::__m128d;\n    debug a => _1;\n    debug a => _2;\n    debug a => _5;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512f::_mm512_extractf64x4_pd::<0>(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512f::_mm512_extractf64x4_pd::<1>(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _2 = core_arch::x86::avx::_mm256_min_pd(move _3, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_6);\n        _6 = core_arch::x86::avx::_mm256_extractf128_pd::<0>(_2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_7);\n        _7 = core_arch::x86::avx::_mm256_extractf128_pd::<1>(_2) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _5 = core_arch::x86::sse2::_mm_min_pd(move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m128d, core_arch::macros::SimdShuffleIdx<2>, core_arch::x86::__m128d>(_5, _5, core_arch::x86::avx512f::_mm512_reduce_min_pd::{constant#4}) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _8 = core_arch::x86::sse2::_mm_min_sd(_5, move _9) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_9);\n        _0 = core_arch::x86::sse2::_mm_cvtsd_f64(move _8) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_8);\n        return;\n    }\n}\n",
  "doc": " Reduce the packed double-precision (64-bit) floating-point elements in a by minimum. Returns the minimum of all elements in a.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_reduce_min_pd&expand=4596)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}