// Seed: 693739381
module module_0 (
    input supply0 id_0
);
  assign module_1.id_0 = 0;
  logic id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd60,
    parameter id_8 = 32'd1
) (
    input supply0 id_0,
    input tri id_1,
    output logic id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri1 _id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 _id_8,
    output logic id_9,
    input wire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri id_13
);
  logic id_15;
  assign id_12 = 1'b0;
  localparam id_16 = 1;
  assign id_9 = 1 & id_15;
  assign id_6 = id_0;
  always #1 begin : LABEL_0
    if (1) id_2 = id_15;
    else id_9 = id_5;
  end
  module_0 modCall_1 (id_7);
  assign id_6  = id_16;
  assign id_11 = id_7;
  assign id_12 = 1'h0;
  logic id_17;
  wire [1 : -1] id_18;
  logic id_19;
  wire id_20[id_5 : id_8];
endmodule
