# Pipelined_Register_ALU_Memory
![image](https://user-images.githubusercontent.com/74100841/211150882-43c2c89a-da90-49a7-a9d6-2202206eb9f8.png)
![image](https://user-images.githubusercontent.com/74100841/211150988-015d7720-d3b8-48d7-a2f4-e73c0b97df4c.png)
Elaborated RTL Design in Vivado
![image](https://user-images.githubusercontent.com/74100841/211162817-dad8f6f3-d93b-4420-9fd2-cfae4049803f.png)
