# Computer Architecture Lab 1 â€“ 16-bit ALU (Parts B, C, D)

This repository contains my implementation of **Lab 1** for the Computer Architecture course at Cairo University.  
It implements the logical and shift/rotate parts of a 16-bit ALU and a structural top-level that integrates them.

---

## ğŸ“‚ Files

| File        | Description |
|-------------|-------------|
| `partB.vhd` | Implements **logical operations** (AND, OR, XOR, NOT) on two 16-bit inputs. |
| `partC.vhd` | Implements **right shift/rotate operations** (logical shift right, rotate right, rotate right with carry, arithmetic shift right) on a 16-bit input. |
| `partD.vhd` | Implements **left shift/rotate operations** (logical shift left, rotate left, rotate left with carry, and zero output) on a 16-bit input. |
| `ALU.vhd`   | Structural VHDL connecting `partB`, `partC`, and `partD` into one 16-bit ALU using a 4-bit select line `S`. |
| `ALU_test.do` | ModelSim DO file that compiles the VHDL sources and runs the labâ€™s test vectors automatically. |

---

## ğŸ“ ALU Selection Codes

The 4-bit input `S` = S3 S2 S1 S0 chooses the operation:

- **S3S2 = 01** â†’ partB (logic ops):
  - `0100` â€“ AND  
  - `0101` â€“ OR  
  - `0110` â€“ XOR  
  - `0111` â€“ NOT  

- **S3S2 = 10** â†’ partC (right shifts/rotates):
  - `1000` â€“ Logical shift right  
  - `1001` â€“ Rotate right  
  - `1010` â€“ Rotate right with carry  
  - `1011` â€“ Arithmetic shift right  

- **S3S2 = 11** â†’ partD (left shifts/rotates):
  - `1100` â€“ Logical shift left  
  - `1101` â€“ Rotate left  
  - `1110` â€“ Rotate left with carry  
  - `1111` â€“ F = 0000 (all zeros)  

---

## ğŸš€ How to Run in ModelSim

1. Clone this repository.  
2. Open ModelSim (or QuestaSim).  
3. In the transcript window run:

   ```tcl
   do ALU_test.do
