
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c6288.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ../sample_circuits/c6288.ckt: 0.0s 0.1s

#FAULT COVERAGE RESULTS :
#number of test vectors = 343
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 16968
#total gate fault coverage = 97.65%
#number of equivalent gate faults (collapsed) = 17312
#number of equivalent detected faults = 16921
#equivalent gate fault coverage = 97.74%

T'11110101001010111110101111001100 1'
T'11111111001000111111110110000011 1'
T'11101100011000111110110011100011 1'
T'11011100110110111110111111101111 1'
T'11110011001110111110101001011101 1'
T'11110101000010110111110111101101 1'
T'11111000001001101010010101111100 1'
T'00011100110001101010000011010111 1'
T'10110101111111101100111010011011 1'
T'10111100000001100101010111000101 0'
T'11111110100010100111111110110110 1'
T'10011001101010101100011000111011 1'
T'11101011111101101111000001100001 1'
T'11110111100100111111110101010111 1'
T'11101111111111011111111111111110 1'
T'11101111101101011111111111111110 1'
T'01111001001000111111110010110101 1'
T'11101010010000111100111110010101 1'
T'01101111111111011111111111111110 1'
T'10010111011111110010100100100111 0'
T'10100110001111110010100100101111 0'
T'11001110001101101101111100001111 1'
T'10111111111111111001000111111110 0'
T'11100101000001100101101100010001 1'
T'10011111111111100001011111111110 0'
T'11101111111110100110111111111111 1'
T'11111111111111101110111111111110 1'
T'11111110110001101111111001110000 1'
T'10111111101101011010101001000111 1'
T'11101110100110111011010110011001 1'
T'11110111110011111011011110110010 1'
T'11111011110000111011011101000110 1'
T'11111101111101011011011101000011 1'
T'11111111011111111011011111101010 1'
T'01011111100001100111111111001111 0'
T'11111111101111011011011111111011 1'
T'11111111110111111011011111111000 1'
T'11011010000000001010000100010010 1'
T'11000110111010001011101101101101 1'
T'10001110001100111110101010001101 1'
T'11001111011011111101001100010010 1'
T'11101001010000111111111010110110 1'
T'10111011110110111111111101101011 1'
T'11111101000101101111111100001110 0'
T'11111111111111111010011111111110 1'
T'01011101011101111100100111100000 1'
T'11011110101001101111110110010100 1'
T'01101001001001001111111000011110 1'
T'11111011011000001111111111000110 1'
T'11111110110001011111111111111110 1'
T'11111111010001001111111111110000 1'
T'11111111101000001111111111111111 1'
T'11111010101010010100000000101111 1'
T'11000001110110001101100000010011 1'
T'11110011101100101111111000100101 1'
T'11011101010100011111101101101110 1'
T'11111101111010101111111010101001 1'
T'11111111001100001111111110101011 1'
T'11111111110101001111111111000101 1'
T'11111111110000001111111111001010 1'
T'11111111111110101111111111111111 1'
T'11101101010000110101011101000000 1'
T'10011101101110110011110011110010 1'
T'11110111001110010100001000010100 1'
T'11111111111111000111111111111110 1'
T'11111111111111100111111111111111 1'
T'10101101100110011001111110100100 1'
T'11111000010010111100001100101101 1'
T'11110100111100011110111101100110 1'
T'11100001101010011111110001000111 1'
T'11111100001110111111101001110000 1'
T'11111111000010111111111001001110 1'
T'01111111111000011111111111001000 1'
T'00111111111000111111111111111110 1'
T'11101111011011101111111111111000 1'
T'11111111111110001111111111110011 0'
T'11111111110110101111111111111110 1'
T'11001101100000111111100010011010 1'
T'11111111100110111111101111100111 1'
T'11111111111001111111110110110000 1'
T'11111111100010111111111110110101 1'
T'11111111111000011111111111000000 1'
T'11111111111101011111111111110010 1'
T'11111100111100101111111111111111 1'
T'11110111111111011111111111111111 1'
T'11111111111010011111111111111111 1'
T'10111110000111110111111110000101 1'
T'11011111001011110000111101000000 1'
T'11011000011000110111111010100010 1'
T'11101111100111010000111111100001 1'
T'11010111101110010101111110000001 1'
T'11110111110100110111111100010101 1'
T'11110111110101011011011110000000 1'
T'11101011110011110101111110100001 1'
T'11110101111111010101111111110000 1'
T'11111101011110010101111111110000 1'
T'11111110101111010101111111111110 1'
T'00000000011111001111111111111111 1'
T'11111111111110001111111111111110 1'
T'11111111010111110101111111111101 1'
T'11111111101011110101111111111110 1'
T'11111111111110001111111111111101 1'
T'10100000000011001111111111111110 0'
T'10000000000011001111111111111111 1'
T'11111111111111001101111111111111 1'
T'00101010001011110000000001111011 0'
T'01111111111111110111111111111111 0'
T'11111111111110111111111101000100 1'
T'10011111111111111111111111111111 1'
T'00111111111111101111111111111110 1'
T'00011111110111101110111111111110 1'
T'11111111111111110000111111111101 1'
T'01111111111101101011111111111110 1'
T'11011011000110011001110101001001 1'
T'11111111110100111111111101000101 1'
T'11111101001111011111110000000100 1'
T'11110010010111011111100000000000 1'
T'11100000111101111111000000101010 1'
T'11001101011100011111111110101101 1'
T'11111111110101111111111101110101 1'
T'11111111101000111111111010011111 1'
T'11111110111110011111111001011001 1'
T'11111101110000011111110010110110 1'
T'11100101000001111111101000000000 1'
T'10101111100011001100101000001010 1'
T'11111101111111111111111111111101 1'
T'11111111111101011111111111100011 1'
T'10111111101111111111111111111111 1'
T'00000000010111101111111111111110 1'
T'11111111110111011111111111111001 1'
T'11111111111111111111111111101100 1'
T'11111111101110011111111111111110 1'
T'00000010111111101111111111111111 1'
T'11111110111101111111111111101000 1'
T'00011111111111101111111111111111 1'
T'01110011111111101111111111111111 1'
T'00111111111111101111111111111111 0'
T'01111111111111101111111111111111 0'
T'00001011111111101111111111111110 1'
T'11111111101100111111111111101111 1'
T'00111111111111101111111111111110 0'
T'00010111111111101111111111111110 1'
T'11110111111111110000000111111010 1'
T'11110111111101110000111111001001 1'
T'11110111111011011111111011001011 1'
T'01111111111111101111111111111110 0'
T'11101111111000110011111110101110 1'
T'11101111010011010111110100011111 1'
T'11111111111011111111110101110110 1'
T'11101111101010011111111111010111 1'
T'01111111111111101111111111111110 1'
T'11011110001101110011111011100111 1'
T'11111001010100111111011001011101 1'
T'11011111001101011111111010101111 1'
T'11111110010001111111011111010111 1'
T'10111111111110110000000111011011 1'
T'10111111111111110000001110010001 1'
T'10111111111010110001110001111011 1'
T'10111000111010110111000010110000 1'
T'10110111110101111110001010100100 1'
T'10100100001011011110101010101001 1'
T'01111111111110110000000000111010 1'
T'01111111111010110000000111001100 1'
T'11111111111111110000001111111110 1'
T'01111111000110110000011010011110 1'
T'01111110111001010000111010100101 1'
T'01111110100110110001100011011100 1'
T'11111111111111110011111111111110 1'
T'01111010101100010011010011010110 1'
T'01111001111010010111011001001010 1'
T'11011001001100111110010101110101 1'
T'01111001000100011110111101011101 1'
T'11110010100001111101011000110000 1'
T'01011010011111111101101110101111 1'
T'00000100100100110101000101001110 1'
T'11111111111111110000000000000011 0'
T'11111111111111010000000000001101 1'
T'11111111110000110000000011010001 0'
T'11111111010101110000000111111110 1'
T'11111111010010110000001110100110 1'
T'11111110101110010000001001111110 0'
T'11111001000010010000100101001101 1'
T'11111010100001010000111001111001 0'
T'11110110000010110001000010011101 1'
T'11110000110001010001000110111001 0'
T'11111010010010110010011011011001 1'
T'11101111011010110011110001011001 0'
T'11001100001010010100010101100001 1'
T'11000111101000110111100110001110 0'
T'10010010010011111100010001000001 1'
T'11100001100110011000001111110001 0'
T'10011111100011110101010100100110 1'
T'00011101111101110001110100101110 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 193
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 16968
#total gate fault coverage = 97.65%
#number of equivalent gate faults (collapsed) = 17312
#number of equivalent detected faults = 16921
#equivalent gate fault coverage = 97.74%

#atpg: cputime for test pattern generation ../sample_circuits/c6288.ckt: 17.9s 18.0s
