//
// Copyright (C) 2026 Intel Corporation
//
// Under the MIT License or the Apache License v2.0.
// See LICENSE-MIT and LICENSE-APACHE for license information.
// SPDX-License-Identifier: MIT OR Apache-2.0
//

//! # SYCL-rs
//! SYCL-rs is a set of (mostly) safe Rust bindings for SYCL - an open, royalty-free,
//! cross-platform abstraction layer that enables code for heterogeneous and offload processors to
//! be written using modern ISO C++, and provides APIs and abstractions to find devices
//! (CPUs, GPUs, FPGAs ...) on which code can be executed, and to manage data resources and code
//! execution on those devices.
//!
//! # System dependencies
//! Make sure to install the [Intel oneAPI toolkit](https://www.intel.com/content/www/us/en/developer/tools/oneapi/oneapi-toolkit-download.html).
//! Then source the `setvars.sh` file:
//! ```bash
//! source <oneapi_install_directory>/setvars.sh
//! ```
//!
//! # Getting started
//! ### Building the crate
//! Before building this crate you need to source the `setvars.sh` file. You can then build it as
//! usual with cargo:
//! ```bash
//! cargo build --release
//! ```
//!
//! You must also source `setvars.sh` before running any SYCL program.
//!
//! ### Hello world
//! 1. Create a [`Queue`](crate::queue::Queue). It's the main entry point to the SYCL API.
//! ```rust,ignore
//! let mut queue = Queue::new();
//! ```
//!
//! 2. Create an [USM buffer](crate::buffer::Buffer) for your data.
//! ```rust,ignore
//! let mut device_buffer = queue.alloc_device::<f64>(1024).wait();
//! ```
//!
//! 3. Build a SYCL kernel.
//! ```rust,ignore
//! let kernel = queue
//!     .get_context()
//!     .create_kernel_bundle_from_source(IOTA_SRC)
//!     .build()
//!     .get_kernel("iota");
//! ```
//!
//! 4. Launch your kernel.
//! ```rust,ignore
//! unsafe {
//!     queue.launch(
//!         NdRange::new([1024], [16]),
//!         &kernel,
//!         (3.14, &mut device_buffer),
//!     )
//! }
//! .wait();
//! ```
//!
//! 5. Copy your data to the host.
//! ```rust,ignore
//! let mut host_buffer = queue.alloc_host::<f64>(1024).wait();
//! queue.copy(&device_buffer, &mut host_buffer).wait();
//! ```
//!
//! You can access your host data just like a normal Rust slice.
//! ```rust,ignore
//! for e in host_buffer.iter() {
//!     print!("{e} ");
//! }
//! println!();
//! ```
//!
//! # Safety model
//! - USM allocations are represented by a zero-cost `Buffer` type managed through RAII.
//!   - Note: Unlike SYCL buffers, SYCL-rs buffers do not rely on accessors.
//! - Buffers are zero-initialized by default.
//! - Buffers can only store types that implement [`bytemuck::Pod`].
//! - Kernel launch is inherently unsafe.
//!
//! # Asynchronous programming model
//! Each queue operation returns an [`Event`](`crate::event::Event`). You can synchronously
//! [`.wait()`](crate::event::Event::wait) for it, or asynchronously `.await` it.
//!
//! You can also synchronously call [`Queue::wait()`](crate::queue::Queue::wait) to wait for a
//! [`Queue`](crate::queue::Queue) directly. To do the same asynchronously you have to `.await` an
//! event returned by [`Queue::barrier()`](crate::queue::Queue::barrier).

pub mod buffer;
pub mod context;
pub mod device;
pub mod event;
pub mod info;
pub mod kernel;
pub mod platform;
pub mod prelude;
pub mod queue;
pub mod range;
pub mod usm;

pub type SyclError = cxx::Exception;
pub type Result<T> = std::result::Result<T, SyclError>;

mod private {
    pub trait Sealed {}
}
