# Simulation of IPbus

This repository simulates the full IPbus project, integrating Verilog-Ethernet over RMII.

- `simulation_ipbus` is the baseline configuration.
- Simulations using commercial memory IPs for ASIC have been removed. For details, contact ludovic.blanc@epfl.ch.
