
ubuntu-preinstalled/faillog:     file format elf32-littlearm


Disassembly of section .init:

00000af8 <.init>:
 af8:	push	{r3, lr}
 afc:	bl	1718 <__assert_fail@plt+0x9a8>
 b00:	pop	{r3, pc}

Disassembly of section .plt:

00000b04 <raise@plt-0x14>:
 b04:	push	{lr}		; (str lr, [sp, #-4]!)
 b08:	ldr	lr, [pc, #4]	; b14 <raise@plt-0x4>
 b0c:	add	lr, pc, lr
 b10:	ldr	pc, [lr, #8]!
 b14:	andeq	r2, r1, r0, ror #7

00000b18 <raise@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #992]!	; 0x3e0

00000b24 <getpwnam@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #984]!	; 0x3d8

00000b30 <fsync@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #976]!	; 0x3d0

00000b3c <strcmp@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #968]!	; 0x3c8

00000b48 <__cxa_finalize@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #960]!	; 0x3c0

00000b54 <strtol@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #952]!	; 0x3b8

00000b60 <getpwuid@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #944]!	; 0x3b0

00000b6c <fflush@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #936]!	; 0x3a8

00000b78 <getuid@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #928]!	; 0x3a0

00000b84 <ferror@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #920]!	; 0x398

00000b90 <time@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #912]!	; 0x390

00000b9c <dcgettext@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #904]!	; 0x388

00000ba8 <getpwent@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #896]!	; 0x380

00000bb4 <__stack_chk_fail@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #888]!	; 0x378

00000bc0 <textdomain@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #880]!	; 0x370

00000bcc <chdir@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #872]!	; 0x368

00000bd8 <__fxstat64@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #864]!	; 0x360

00000be4 <fwrite@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #856]!	; 0x358

00000bf0 <chroot@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #848]!	; 0x350

00000bfc <fread@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #840]!	; 0x348

00000c08 <puts@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #832]!	; 0x340

00000c14 <__libc_start_main@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #824]!	; 0x338

00000c20 <strerror@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #816]!	; 0x330

00000c2c <strftime@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #808]!	; 0x328

00000c38 <localtime@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #800]!	; 0x320

00000c44 <__gmon_start__@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #792]!	; 0x318

00000c50 <getopt_long@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #784]!	; 0x310

00000c5c <__ctype_b_loc@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #776]!	; 0x308

00000c68 <exit@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #768]!	; 0x300

00000c74 <strtoul@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #760]!	; 0x2f8

00000c80 <setreuid@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #752]!	; 0x2f0

00000c8c <setpwent@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #744]!	; 0x2e8

00000c98 <__errno_location@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #73728	; 0x12000
 ca0:	ldr	pc, [ip, #736]!	; 0x2e0

00000ca4 <getgid@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #73728	; 0x12000
 cac:	ldr	pc, [ip, #728]!	; 0x2d8

00000cb0 <__printf_chk@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #73728	; 0x12000
 cb8:	ldr	pc, [ip, #720]!	; 0x2d0

00000cbc <fileno@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #73728	; 0x12000
 cc4:	ldr	pc, [ip, #712]!	; 0x2c8

00000cc8 <__fprintf_chk@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #73728	; 0x12000
 cd0:	ldr	pc, [ip, #704]!	; 0x2c0

00000cd4 <access@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #73728	; 0x12000
 cdc:	ldr	pc, [ip, #696]!	; 0x2b8

00000ce0 <fclose@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #73728	; 0x12000
 ce8:	ldr	pc, [ip, #688]!	; 0x2b0

00000cec <fseeko64@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #73728	; 0x12000
 cf4:	ldr	pc, [ip, #680]!	; 0x2a8

00000cf8 <setregid@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #73728	; 0x12000
 d00:	ldr	pc, [ip, #672]!	; 0x2a0

00000d04 <setlocale@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #73728	; 0x12000
 d0c:	ldr	pc, [ip, #664]!	; 0x298

00000d10 <endpwent@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #73728	; 0x12000
 d18:	ldr	pc, [ip, #656]!	; 0x290

00000d1c <strrchr@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #73728	; 0x12000
 d24:	ldr	pc, [ip, #648]!	; 0x288

00000d28 <fputc@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #73728	; 0x12000
 d30:	ldr	pc, [ip, #640]!	; 0x280

00000d34 <putc@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #73728	; 0x12000
 d3c:	ldr	pc, [ip, #632]!	; 0x278

00000d40 <fopen64@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #73728	; 0x12000
 d48:	ldr	pc, [ip, #624]!	; 0x270

00000d4c <bindtextdomain@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #73728	; 0x12000
 d54:	ldr	pc, [ip, #616]!	; 0x268

00000d58 <fputs@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #73728	; 0x12000
 d60:	ldr	pc, [ip, #608]!	; 0x260

00000d64 <abort@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #73728	; 0x12000
 d6c:	ldr	pc, [ip, #600]!	; 0x258

00000d70 <__assert_fail@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #73728	; 0x12000
 d78:	ldr	pc, [ip, #592]!	; 0x250

Disassembly of section .text:

00000d7c <.text>:
     d7c:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d80:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d84:	push	{r1, r3, r4, r5, r6, sl, lr}
     d88:			; <UNDEFINED> instruction: 0x46054ff0
     d8c:	ldrdlt	r5, [fp], r3
     d90:	strmi	r6, [ip], -r8, lsl #16
     d94:	movwls	r6, #38939	; 0x981b
     d98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     d9c:			; <UNDEFINED> instruction: 0xf8a0f001
     da0:	ldmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     da4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     da8:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dac:			; <UNDEFINED> instruction: 0xf8df447f
     db0:			; <UNDEFINED> instruction: 0xf8df1818
     db4:	ldmpl	fp!, {r3, r4, fp, sp, lr}^
     db8:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
     dbc:	ldmdahi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dc0:	ldrbtmi	r9, [r8], #771	; 0x303
     dc4:	andcs	r4, r6, r2, lsl #12
     dc8:			; <UNDEFINED> instruction: 0xf7ff601a
     dcc:			; <UNDEFINED> instruction: 0xf8dfef9c
     dd0:	ldrtmi	r1, [r0], -r4, lsl #16
     dd4:			; <UNDEFINED> instruction: 0xf7ff4479
     dd8:			; <UNDEFINED> instruction: 0x4630efba
     ddc:	ubfxvs	pc, pc, #17, #25
     de0:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     de4:	ubfxeq	pc, pc, #17, #21
     de8:	ldrbtmi	r4, [lr], #-1570	; 0xfffff9de
     dec:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     df0:			; <UNDEFINED> instruction: 0xf91ef001
     df4:	orreq	pc, r4, #8, 2
     df8:			; <UNDEFINED> instruction: 0xf8df9304
     dfc:			; <UNDEFINED> instruction: 0xf04fb7e4
     e00:	ldrbtmi	r0, [fp], #2560	; 0xa00
     e04:			; <UNDEFINED> instruction: 0x465a4633
     e08:	strtmi	r4, [r8], -r1, lsr #12
     e0c:	andge	pc, r0, sp, asr #17
     e10:	svc	0x001ef7ff
     e14:			; <UNDEFINED> instruction: 0xf0001c43
     e18:	ldmdacc	r2, {r0, r6, r7, pc}^
     e1c:	stmdale	sp, {r0, r1, r5, fp, sp}^
     e20:			; <UNDEFINED> instruction: 0xf853a302
     e24:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     e28:	svclt	0x00004718
     e2c:			; <UNDEFINED> instruction: 0xffffffd9
     e30:	muleq	r0, r1, r0
     e34:	muleq	r0, r1, r0
     e38:	muleq	r0, r1, r0
     e3c:	muleq	r0, r1, r0
     e40:	muleq	r0, r1, r0
     e44:	muleq	r0, r1, r0
     e48:	muleq	r0, r1, r0
     e4c:	muleq	r0, r1, r0
     e50:	muleq	r0, r1, r0
     e54:	muleq	r0, r1, r0
     e58:	muleq	r0, r1, r0
     e5c:	muleq	r0, r1, r0
     e60:	muleq	r0, r1, r0
     e64:	muleq	r0, r1, r0
     e68:	andeq	r0, r0, r3, ror #2
     e6c:	muleq	r0, r1, r0
     e70:	muleq	r0, r1, r0
     e74:	muleq	r0, r1, r0
     e78:	muleq	r0, r1, r0
     e7c:	muleq	r0, r1, r0
     e80:	muleq	r0, r1, r0
     e84:	andeq	r0, r0, sp, asr r1
     e88:	muleq	r0, r1, r0
     e8c:	muleq	r0, r1, r0
     e90:	muleq	r0, r1, r0
     e94:	andeq	r0, r0, r9, lsr r1
     e98:	andeq	r0, r0, r9, lsl #2
     e9c:	muleq	r0, r1, r0
     ea0:	muleq	r0, r1, r0
     ea4:	muleq	r0, r1, r0
     ea8:	muleq	r0, r1, r0
     eac:	strdeq	r0, [r0], -fp
     eb0:	muleq	r0, r1, r0
     eb4:	andeq	r0, r0, r7, asr #1
     eb8:	muleq	r0, r7, r0
     ebc:			; <UNDEFINED> instruction: 0xf0002002
     ec0:			; <UNDEFINED> instruction: 0xf8dffc8f
     ec4:			; <UNDEFINED> instruction: 0xf04f3720
     ec8:			; <UNDEFINED> instruction: 0xf8880a01
     ecc:	ldmpl	fp!, {r0, r3, r4, r5, r6, sp, pc}^
     ed0:	movwls	r6, #22552	; 0x5818
     ed4:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     ed8:			; <UNDEFINED> instruction: 0xf0002800
     edc:	stmvs	r3, {r2, r3, r4, r5, r6, r7, pc}
     ee0:	addge	pc, r0, r8, lsl #17
     ee4:	addge	pc, r8, r8, lsl #17
     ee8:	rsbscc	pc, ip, r8, asr #17
     eec:	addcc	pc, r4, r8, asr #17
     ef0:			; <UNDEFINED> instruction: 0xf8dfe783
     ef4:	stmdbge	r7, {r4, r5, r6, r7, r9, sl, ip, sp}
     ef8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
     efc:			; <UNDEFINED> instruction: 0xf0019305
     f00:	stmdacs	r0, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
     f04:	cmnhi	r6, r0	; <UNPREDICTABLE>
     f08:	vst2.8	{d25,d27}, [pc], r7
     f0c:	vsubw.s8	q10, q8, d19
     f10:			; <UNDEFINED> instruction: 0xf8df0301
     f14:	blx	caa6e <__assert_fail@plt+0xc9cfe>
     f18:	ldrbtmi	pc, [sl], #-769	; 0xfffffcff	; <UNPREDICTABLE>
     f1c:			; <UNDEFINED> instruction: 0xf8822101
     f20:	ldrvs	r1, [r3, -ip, rrx]
     f24:			; <UNDEFINED> instruction: 0xf8dfe769
     f28:	andcs	r3, r1, #196, 12	; 0xc400000
     f2c:			; <UNDEFINED> instruction: 0xf883447b
     f30:			; <UNDEFINED> instruction: 0xe7622078
     f34:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
     f38:	ldmpl	fp!, {r3, r8, fp, sp, pc}^
     f3c:	movwls	r6, #22552	; 0x5818
     f40:			; <UNDEFINED> instruction: 0xf972f001
     f44:			; <UNDEFINED> instruction: 0xf0002800
     f48:	blls	2213e0 <__assert_fail@plt+0x220670>
     f4c:			; <UNDEFINED> instruction: 0xf983fa0f
     f50:			; <UNDEFINED> instruction: 0xf040454b
     f54:			; <UNDEFINED> instruction: 0xf8df811e
     f58:	andcs	r3, r1, #152, 12	; 0x9800000
     f5c:			; <UNDEFINED> instruction: 0xf883447b
     f60:	smlsldx	r2, sl, r7, r0
     f64:			; <UNDEFINED> instruction: 0x367cf8df
     f68:	ldmpl	fp!, {r1, r2, r8, fp, sp, pc}^
     f6c:	movwls	r6, #22552	; 0x5818
     f70:			; <UNDEFINED> instruction: 0xf95af001
     f74:			; <UNDEFINED> instruction: 0xf0002800
     f78:			; <UNDEFINED> instruction: 0xf8df8136
     f7c:	andcs	r3, r1, #120, 12	; 0x7800000
     f80:			; <UNDEFINED> instruction: 0xf883447b
     f84:			; <UNDEFINED> instruction: 0xe7382076
     f88:			; <UNDEFINED> instruction: 0xf0002000
     f8c:			; <UNDEFINED> instruction: 0xf8dffc29
     f90:	andcs	r3, r1, #104, 12	; 0x6800000
     f94:			; <UNDEFINED> instruction: 0xf883447b
     f98:			; <UNDEFINED> instruction: 0xe72e2075
     f9c:			; <UNDEFINED> instruction: 0x365cf8df
     fa0:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
     fa4:	vsubl.s8	q10, d16, d27
     fa8:			; <UNDEFINED> instruction: 0xf8df80db
     fac:	ldrbtmi	r3, [fp], #-1620	; 0xfffff9ac
     fb0:	mlscs	ip, r3, r8, pc	; <UNPREDICTABLE>
     fb4:			; <UNDEFINED> instruction: 0x1076f893
     fb8:			; <UNDEFINED> instruction: 0xf0402a00
     fbc:	stmdblt	r1!, {r1, r4, r5, r7, pc}
     fc0:			; <UNDEFINED> instruction: 0x3077f893
     fc4:			; <UNDEFINED> instruction: 0xf0002b00
     fc8:			; <UNDEFINED> instruction: 0xf8df80b9
     fcc:			; <UNDEFINED> instruction: 0xf8df1638
     fd0:	ldrbtmi	r0, [r9], #-1592	; 0xfffff9c8
     fd4:			; <UNDEFINED> instruction: 0xf7ff4478
     fd8:			; <UNDEFINED> instruction: 0xf8dfeeb4
     fdc:	ldrbtmi	r3, [fp], #-1584	; 0xfffff9d0
     fe0:			; <UNDEFINED> instruction: 0xf8df6698
     fe4:	ldrbtmi	r4, [ip], #-1580	; 0xfffff9d4
     fe8:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr}
     fec:	sbcshi	pc, r9, r0
     ff0:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ff4:	strmi	r4, [r1], -r2, lsr #12
     ff8:			; <UNDEFINED> instruction: 0xf7ff2003
     ffc:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1000:	rscshi	pc, pc, r0, asr #32
    1004:			; <UNDEFINED> instruction: 0x3076f894
    1008:			; <UNDEFINED> instruction: 0xf0402b00
    100c:			; <UNDEFINED> instruction: 0xf8df8113
    1010:	ldrbtmi	r4, [ip], #-1540	; 0xfffff9fc
    1014:			; <UNDEFINED> instruction: 0x3077f894
    1018:			; <UNDEFINED> instruction: 0xf0402b00
    101c:			; <UNDEFINED> instruction: 0xf8df818c
    1020:	ldrbtmi	r4, [ip], #-1528	; 0xfffffa08
    1024:			; <UNDEFINED> instruction: 0x3078f894
    1028:			; <UNDEFINED> instruction: 0xf0402b00
    102c:			; <UNDEFINED> instruction: 0xf8df8144
    1030:	ldrbtmi	r3, [fp], #-1516	; 0xfffffa14
    1034:			; <UNDEFINED> instruction: 0x2076f893
    1038:			; <UNDEFINED> instruction: 0xf893b97a
    103c:	stmdblt	r2!, {r0, r1, r2, r4, r5, r6, sp}^
    1040:			; <UNDEFINED> instruction: 0x2078f893
    1044:			; <UNDEFINED> instruction: 0xf0002a00
    1048:			; <UNDEFINED> instruction: 0xf8df8255
    104c:	ldrbtmi	r3, [fp], #-1492	; 0xfffffa2c
    1050:			; <UNDEFINED> instruction: 0x2078f893
    1054:			; <UNDEFINED> instruction: 0xf0002a00
    1058:			; <UNDEFINED> instruction: 0xf8df8249
    105c:	ldrbtmi	r4, [ip], #-1480	; 0xfffffa38
    1060:	strtmi	r6, [r8], -r5, lsr #29
    1064:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1068:	strtmi	fp, [r8], -r8, lsr #18
    106c:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1070:			; <UNDEFINED> instruction: 0xf0002800
    1074:			; <UNDEFINED> instruction: 0xf8df81a9
    1078:	andcs	r3, r5, #176, 10	; 0x2c000000
    107c:	strne	pc, [ip, #2271]!	; 0x8df
    1080:			; <UNDEFINED> instruction: 0xf8df2000
    1084:	ldmpl	fp!, {r2, r3, r5, r7, r8, sl, lr}^
    1088:			; <UNDEFINED> instruction: 0xf8df4479
    108c:	ldrbtmi	r5, [ip], #-1448	; 0xfffffa58
    1090:			; <UNDEFINED> instruction: 0xf7ff681e
    1094:	blls	fc6ac <__assert_fail@plt+0xfb93c>
    1098:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    109c:	andls	r9, r3, r4, lsl #6
    10a0:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    10a4:			; <UNDEFINED> instruction: 0xf7ff6800
    10a8:	ldmib	sp, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    10ac:	strls	r2, [r0, #-771]	; 0xfffffcfd
    10b0:	ldrtmi	r4, [r0], -r1, lsl #12
    10b4:	tstcs	r1, r1, lsl #2
    10b8:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    10bc:			; <UNDEFINED> instruction: 0xf7ff6ea0
    10c0:	movwcs	lr, #7696	; 0x1e10
    10c4:	addcc	pc, r9, r4, lsl #17
    10c8:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    10cc:			; <UNDEFINED> instruction: 0xf893447b
    10d0:			; <UNDEFINED> instruction: 0xf7ff0089
    10d4:	stmdals	r5, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    10d8:	addeq	pc, r8, #8, 2
    10dc:			; <UNDEFINED> instruction: 0xf1089b04
    10e0:	andls	r0, r0, #124, 2
    10e4:	addeq	pc, r0, #8, 2
    10e8:			; <UNDEFINED> instruction: 0xf0006800
    10ec:	stmdacs	r0, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
    10f0:	mcrge	4, 4, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    10f4:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    10f8:			; <UNDEFINED> instruction: 0xf8df2205
    10fc:	ldrbtmi	r3, [r9], #-1324	; 0xfffffad4
    1100:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1104:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1108:	tstcs	r1, r5, lsl #22
    110c:	blls	db184 <__assert_fail@plt+0xda414>
    1110:	strls	r6, [r0], #-2075	; 0xfffff7e5
    1114:	strtmi	r4, [r8], -r2, lsl #12
    1118:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    111c:			; <UNDEFINED> instruction: 0xf7ff2003
    1120:	stmdbcs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    1124:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    1128:			; <UNDEFINED> instruction: 0x2077f893
    112c:			; <UNDEFINED> instruction: 0xf47f2a00
    1130:			; <UNDEFINED> instruction: 0xf893aec5
    1134:	blcs	d31c <__assert_fail@plt+0xc5ac>
    1138:	mcrge	4, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    113c:	strmi	pc, [r0, #-2271]	; 0xfffff721
    1140:			; <UNDEFINED> instruction: 0xf894447c
    1144:	blcs	d32c <__assert_fail@plt+0xc5bc>
    1148:	svcge	0x003ff47f
    114c:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1150:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1154:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1158:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    115c:	strb	r6, [r0, -r0, lsr #13]
    1160:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1164:			; <UNDEFINED> instruction: 0xf8df2205
    1168:	andcs	r1, r0, r4, ror #9
    116c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    1170:			; <UNDEFINED> instruction: 0xf7ff681f
    1174:	ldmdavs	r5!, {r2, r4, r8, sl, fp, sp, lr, pc}
    1178:	blls	c9584 <__assert_fail@plt+0xc8814>
    117c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    1180:	strls	r6, [r0], #-2075	; 0xfffff7e5
    1184:	ldrtmi	r4, [r8], -r2, lsl #12
    1188:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    118c:			; <UNDEFINED> instruction: 0xf0002001
    1190:			; <UNDEFINED> instruction: 0xf8dffb27
    1194:	andcs	r1, r5, #188, 8	; 0xbc000000
    1198:	strcc	pc, [ip], #2271	; 0x8df
    119c:	ldrbtmi	r2, [r9], #-0
    11a0:			; <UNDEFINED> instruction: 0xf8dfe7ae
    11a4:	andcs	r3, r5, #132, 8	; 0x84000000
    11a8:	strtne	pc, [r8], #2271	; 0x8df
    11ac:	strtmi	pc, [r8], #2271	; 0x8df
    11b0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    11b4:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    11b8:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    11bc:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    11c0:	andls	r9, r3, r4, lsl #6
    11c4:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    11c8:			; <UNDEFINED> instruction: 0xf7ff6800
    11cc:	strmi	lr, [r1], -sl, lsr #26
    11d0:	strtmi	r9, [r8], -r1, lsl #2
    11d4:	movwcs	lr, #14813	; 0x39dd
    11d8:	strls	r2, [r0], #-257	; 0xfffffeff
    11dc:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    11e0:			; <UNDEFINED> instruction: 0xf7ff2001
    11e4:			; <UNDEFINED> instruction: 0xf8dfed42
    11e8:	andcs	r1, r5, #116, 8	; 0x74000000
    11ec:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11f0:			; <UNDEFINED> instruction: 0xe7854479
    11f4:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11f8:			; <UNDEFINED> instruction: 0xf8df2205
    11fc:	ldrbtmi	r3, [r9], #-1068	; 0xfffffbd4
    1200:			; <UNDEFINED> instruction: 0xf8dfe77e
    1204:	andcs	r3, r5, #36, 8	; 0x24000000
    1208:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    120c:			; <UNDEFINED> instruction: 0xf8df2000
    1210:	ldmpl	fp!, {r3, r4, r6, sl, lr}^
    1214:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    1218:			; <UNDEFINED> instruction: 0xf7ff681d
    121c:	blls	fc524 <__assert_fail@plt+0xfb7b4>
    1220:	movwls	r6, #18459	; 0x481b
    1224:			; <UNDEFINED> instruction: 0xf7ff9003
    1228:	stmdavs	r0, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    122c:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    1230:	strb	r4, [sp, r1, lsl #12]
    1234:			; <UNDEFINED> instruction: 0x3079f894
    1238:	cmplt	fp, r6, lsl #26
    123c:	umullcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    1240:			; <UNDEFINED> instruction: 0xf894b143
    1244:	smlawblt	fp, r8, r0, r3
    1248:			; <UNDEFINED> instruction: 0xf8d46fe0
    124c:	addsmi	r3, r8, #132	; 0x84
    1250:	orrshi	pc, r5, r0
    1254:	ldrne	pc, [r4], #-2271	; 0xfffff721
    1258:			; <UNDEFINED> instruction: 0xf8914479
    125c:	blcs	d438 <__assert_fail@plt+0xc6c8>
    1260:	tsthi	fp, r0	; <UNPREDICTABLE>
    1264:	ldmib	r1, {r8, r9, sp}^
    1268:	andscs	r0, r8, #12, 2
    126c:			; <UNDEFINED> instruction: 0xf812f001
    1270:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    1274:	umullmi	pc, r0, r3, r8	; <UNPREDICTABLE>
    1278:	strmi	r2, [r6], -r1, lsl #16
    127c:			; <UNDEFINED> instruction: 0xf100bf88
    1280:	strdlt	r3, [r4, -pc]
    1284:	blmi	ffedd1fc <__assert_fail@plt+0xffedc48c>
    1288:			; <UNDEFINED> instruction: 0xf893447b
    128c:	smlabblt	sl, r8, r0, r2
    1290:	ldrdvs	pc, [r4], r3
    1294:	mvnge	pc, #14614528	; 0xdf0000
    1298:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    129c:	strd	r4, [r7], -sl
    12a0:	strtmi	r4, [r0], -r9, lsr #12
    12a4:	blx	83d2ae <__assert_fail@plt+0x83c53e>
    12a8:			; <UNDEFINED> instruction: 0xf88ab108
    12ac:	strcc	r8, [r1], #-137	; 0xffffff77
    12b0:	ldmible	r5!, {r2, r4, r5, r7, r9, lr}^
    12b4:			; <UNDEFINED> instruction: 0xf894e6ab
    12b8:			; <UNDEFINED> instruction: 0xf8943079
    12bc:	blcs	194e4 <__assert_fail@plt+0x18774>
    12c0:			; <UNDEFINED> instruction: 0xf894d076
    12c4:	blcs	d4cc <__assert_fail@plt+0xc75c>
    12c8:	mcrcs	0, 0, sp, cr0, cr2, {3}
    12cc:	adcshi	pc, r3, r0
    12d0:			; <UNDEFINED> instruction: 0xf8d46fe0
    12d4:	addsmi	r3, r8, #132	; 0x84
    12d8:	msrhi	SPSR_sc, r0
    12dc:	ldrdeq	lr, [ip, -r4]
    12e0:	movwcs	r2, #536	; 0x218
    12e4:			; <UNDEFINED> instruction: 0xffd6f000
    12e8:	strmi	r2, [r5], -r1, lsl #16
    12ec:	vstrcc.16	s26, [r1, #-2]	; <UNPREDICTABLE>
    12f0:	blmi	ff8ad7d0 <__assert_fail@plt+0xff8aca60>
    12f4:			; <UNDEFINED> instruction: 0xf8d3447b
    12f8:	addsmi	r3, sp, #132	; 0x84
    12fc:	ldrmi	fp, [sp], -r8, lsr #30
    1300:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
    1304:			; <UNDEFINED> instruction: 0x2075f893
    1308:			; <UNDEFINED> instruction: 0xf0002a00
    130c:			; <UNDEFINED> instruction: 0xf89380a1
    1310:	stccs	0, cr4, [r0], {128}	; 0x80
    1314:	adcshi	pc, sp, r0, asr #32
    1318:	msrhi	SPSR_f, #14614528	; 0xdf0000
    131c:	ldrbtmi	r2, [r8], #1537	; 0x601
    1320:	strtmi	lr, [r0], -r6
    1324:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf888b108
    132c:	strcc	r6, [r1], #-137	; 0xffffff77
    1330:	rscsle	r4, r6, #1342177290	; 0x5000000a
    1334:			; <UNDEFINED> instruction: 0xf894e67b
    1338:	cmplt	fp, r9, ror r0
    133c:	umullcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    1340:			; <UNDEFINED> instruction: 0xf894b143
    1344:	smlawblt	fp, r8, r0, r3
    1348:			; <UNDEFINED> instruction: 0xf8d46fe0
    134c:	addsmi	r3, r8, #132	; 0x84
    1350:	tsthi	pc, r0	; <UNPREDICTABLE>
    1354:	ldrbtmi	r4, [r9], #-2508	; 0xfffff634
    1358:			; <UNDEFINED> instruction: 0x3075f891
    135c:	suble	r2, r2, r0, lsl #22
    1360:	ldmib	r1, {r8, r9, sp}^
    1364:	andscs	r0, r8, #12, 2
    1368:			; <UNDEFINED> instruction: 0xff94f000
    136c:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
    1370:	umullmi	pc, r0, r3, r8	; <UNPREDICTABLE>
    1374:	strmi	r2, [r5], -r1, lsl #16
    1378:			; <UNDEFINED> instruction: 0xf100bf88
    137c:	strdlt	r3, [r4, -pc]
    1380:	blmi	ff0dd2f8 <__assert_fail@plt+0xff0dc588>
    1384:			; <UNDEFINED> instruction: 0xf893447b
    1388:	smlabblt	sl, r8, r0, r2
    138c:	ldrdpl	pc, [r4], r3
    1390:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    1394:	ldrbtmi	r2, [r8], #1537	; 0x601
    1398:	strbmi	lr, [r9], -r7
    139c:			; <UNDEFINED> instruction: 0xf0004620
    13a0:	tstlt	r8, r3, asr fp	; <UNPREDICTABLE>
    13a4:	addvs	pc, r9, r8, lsl #17
    13a8:	adcmi	r3, ip, #16777216	; 0x1000000
    13ac:			; <UNDEFINED> instruction: 0xe636d9f5
    13b0:	andscs	r4, r8, #3031040	; 0x2e4000
    13b4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    13b8:	ldrdeq	lr, [ip, -r1]
    13bc:			; <UNDEFINED> instruction: 0xff6af000
    13c0:	strmi	r2, [r5], -r1, lsl #16
    13c4:			; <UNDEFINED> instruction: 0xe793d893
    13c8:			; <UNDEFINED> instruction: 0xf7ff6ea0
    13cc:			; <UNDEFINED> instruction: 0xf7ffec78
    13d0:	stmdacs	r0, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    13d4:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    13d8:			; <UNDEFINED> instruction: 0xf7ff6ea0
    13dc:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    13e0:	mcrge	4, 2, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    13e4:			; <UNDEFINED> instruction: 0xf7ffe670
    13e8:	stcmi	12, cr14, [ip], #328	; 0x148
    13ec:	stcmi	14, cr4, [sp, #688]!	; 0x2b0
    13f0:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    13f4:			; <UNDEFINED> instruction: 0xf7ff447d
    13f8:	ldrdlt	lr, [r8, #184]	; 0xb8
    13fc:			; <UNDEFINED> instruction: 0x3079f894
    1400:	cmnlt	r3, r0, lsl #17
    1404:	umullcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    1408:	svcvs	0x00e3b113
    140c:	mvnsle	r4, #152, 4	; 0x80000009
    1410:	umullcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    1414:			; <UNDEFINED> instruction: 0xf8d5b11b
    1418:	addsmi	r3, r8, #132	; 0x84
    141c:	strbmi	sp, [r9], -fp, ror #17
    1420:	blx	4bd42a <__assert_fail@plt+0x4bc6ba>
    1424:	rscle	r2, r6, r0, lsl #16
    1428:			; <UNDEFINED> instruction: 0xf8862301
    142c:	strb	r3, [r2, r9, lsl #1]!
    1430:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1434:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1438:	andscs	r0, r8, #12, 2
    143c:			; <UNDEFINED> instruction: 0xf0002300
    1440:	stmdacs	r1, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    1444:			; <UNDEFINED> instruction: 0xf63f4605
    1448:			; <UNDEFINED> instruction: 0xf894af52
    144c:	bllt	cd628 <__assert_fail@plt+0xcc8b8>
    1450:	ldc	7, cr15, [ip], {255}	; 0xff
    1454:			; <UNDEFINED> instruction: 0xf8df4c94
    1458:			; <UNDEFINED> instruction: 0x26018254
    145c:	ldrbtmi	r4, [r8], #1148	; 0x47c
    1460:	bl	fe8bf464 <__assert_fail@plt+0xfe8be6f4>
    1464:			; <UNDEFINED> instruction: 0xf894b190
    1468:	stmvs	r0, {r0, r3, r4, r5, r6, ip, sp}
    146c:			; <UNDEFINED> instruction: 0xf894b13b
    1470:	tstlt	r3, r0, lsl #1
    1474:	addsmi	r6, r8, #908	; 0x38c
    1478:	addmi	sp, r5, #-939524093	; 0xc8000003
    147c:			; <UNDEFINED> instruction: 0xf000d3f0
    1480:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    1484:			; <UNDEFINED> instruction: 0xf888d0ec
    1488:	strb	r6, [r9, r9, lsl #1]!
    148c:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1490:	blmi	fe1fabcc <__assert_fail@plt+0xfe1f9e5c>
    1494:	svcvs	0x00dc447b
    1498:			; <UNDEFINED> instruction: 0xf7ffe73e
    149c:	vstmiami	r5, {d14-<overflow reg d73>}
    14a0:	andshi	pc, r4, #14614528	; 0xdf0000
    14a4:	ldrbtmi	r4, [ip], #-3717	; 0xfffff17b
    14a8:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    14ac:	bl	1f3f4b0 <__assert_fail@plt+0x1f3e740>
    14b0:			; <UNDEFINED> instruction: 0xf894b1c8
    14b4:	stmvs	r0, {r0, r3, r4, r5, r6, ip, sp}
    14b8:			; <UNDEFINED> instruction: 0xf894b163
    14bc:	tstlt	r3, r0, lsl #1
    14c0:	addsmi	r6, r8, #908	; 0x38c
    14c4:			; <UNDEFINED> instruction: 0xf896d3f2
    14c8:	tstlt	fp, r8, lsl #1
    14cc:	ldrdcc	pc, [r4], r6
    14d0:	stmiale	fp!, {r3, r4, r7, r9, lr}^
    14d4:			; <UNDEFINED> instruction: 0xf0004629
    14d8:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    14dc:	movwcs	sp, #4326	; 0x10e6
    14e0:	addcc	pc, r9, r8, lsl #17
    14e4:			; <UNDEFINED> instruction: 0xf7ffe7e2
    14e8:	ldr	lr, [r0, #3092]	; 0xc14
    14ec:			; <UNDEFINED> instruction: 0xf7ff6e98
    14f0:	strb	lr, [r9, #3064]!	; 0xbf8
    14f4:			; <UNDEFINED> instruction: 0x2079f893
    14f8:			; <UNDEFINED> instruction: 0xf893b152
    14fc:	teqlt	sl, r0, lsl #1
    1500:	umullcs	pc, r8, r3, r8	; <UNPREDICTABLE>
    1504:	svcvs	0x00d8b122
    1508:	ldrdcc	pc, [r4], r3
    150c:	mlasle	r0, r8, r2, r4
    1510:	bl	fef3f514 <__assert_fail@plt+0xfef3e7a4>
    1514:	cdpmi	12, 6, cr4, cr11, cr10, {3}
    1518:	ldrbtmi	r4, [ip], #-3435	; 0xfffff295
    151c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    1520:	bl	10bf524 <__assert_fail@plt+0x10be7b4>
    1524:			; <UNDEFINED> instruction: 0xf894b1b0
    1528:	cmnlt	r3, r9, ror r0
    152c:	umullcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    1530:	stmvs	r2, {r0, r1, r3, r4, r8, ip, sp, pc}
    1534:	addsmi	r6, sl, #908	; 0x38c
    1538:			; <UNDEFINED> instruction: 0xf895d3f2
    153c:	smlawblt	r3, r8, r0, r3
    1540:			; <UNDEFINED> instruction: 0xf8d56882
    1544:	addsmi	r3, sl, #132	; 0x84
    1548:			; <UNDEFINED> instruction: 0xf896d8ea
    154c:			; <UNDEFINED> instruction: 0xf0001075
    1550:	strb	pc, [r5, r7, asr #23]!	; <UNPREDICTABLE>
    1554:	bl	ff73f558 <__assert_fail@plt+0xff73e7e8>
    1558:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    155c:			; <UNDEFINED> instruction: 0x2076f893
    1560:			; <UNDEFINED> instruction: 0xf47f2a00
    1564:			; <UNDEFINED> instruction: 0xf893ad7a
    1568:	blcs	d74c <__assert_fail@plt+0xc9dc>
    156c:	cfstrdge	mvd15, [sp, #-252]!	; 0xffffff04
    1570:			; <UNDEFINED> instruction: 0xf7ffe573
    1574:	strdcs	lr, [r1, -r6]
    1578:	blx	fecbd582 <__assert_fail@plt+0xfecbc812>
    157c:	strtmi	lr, [r9], -ip, ror #15
    1580:			; <UNDEFINED> instruction: 0xf9b2f000
    1584:			; <UNDEFINED> instruction: 0xf43f2800
    1588:	movwcs	sl, #7490	; 0x1d42
    158c:	addcc	pc, r9, r4, lsl #17
    1590:			; <UNDEFINED> instruction: 0x4649e53d
    1594:	blx	163d59c <__assert_fail@plt+0x163c82c>
    1598:			; <UNDEFINED> instruction: 0xf43f2800
    159c:	movwcs	sl, #7488	; 0x1d40
    15a0:	addcc	pc, r9, r4, lsl #17
    15a4:			; <UNDEFINED> instruction: 0xf000e53b
    15a8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    15ac:	cfldrsge	mvf15, [pc, #-252]!	; 14b8 <__assert_fail@plt+0x748>
    15b0:			; <UNDEFINED> instruction: 0xf8842301
    15b4:	ldr	r3, [sl, #-137]!	; 0xffffff77
    15b8:	andeq	r2, r1, ip, ror #2
    15bc:	andeq	r0, r0, r4, ror #1
    15c0:	andeq	r2, r1, r4, asr #2
    15c4:	andeq	r0, r0, ip, ror #1
    15c8:	andeq	r1, r0, r4, lsr #27
    15cc:	andeq	r1, r0, sl, asr #22
    15d0:	ldrdeq	r2, [r1], -sl
    15d4:	andeq	r1, r0, ip, lsl fp
    15d8:	andeq	r2, r1, sl, lsl r2
    15dc:	andeq	r1, r0, lr, lsl fp
    15e0:	andeq	r1, r0, r2, asr fp
    15e4:	andeq	r0, r0, r8, lsl #2
    15e8:	andeq	r2, r1, r2, lsl #3
    15ec:	andeq	r2, r1, r0, ror r1
    15f0:	andeq	r2, r1, r0, asr #2
    15f4:	andeq	r2, r1, ip, lsl r1
    15f8:	andeq	r2, r1, r8, lsl #2
    15fc:	andeq	r0, r0, r8, ror #1
    1600:	andeq	r2, r1, lr, ror #1
    1604:			; <UNDEFINED> instruction: 0x000019b2
    1608:			; <UNDEFINED> instruction: 0x000019b4
    160c:	strheq	r2, [r1], -lr
    1610:	strheq	r2, [r1], -r6
    1614:	andeq	r2, r1, sl, lsl #1
    1618:	andeq	r2, r1, sl, ror r0
    161c:	andeq	r2, r1, sl, rrx
    1620:	andeq	r2, r1, lr, asr #32
    1624:	andeq	r2, r1, lr, lsr r0
    1628:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    162c:	andeq	r1, r0, r4, asr r9
    1630:	andeq	r2, r1, lr
    1634:	strdeq	r1, [r0], -r0
    1638:	ldrdeq	r1, [r1], -r0
    163c:	andeq	r1, r0, r6, lsr r8
    1640:	andeq	r1, r1, ip, asr pc
    1644:	andeq	r1, r0, r8, asr #16
    1648:	andeq	r1, r0, r2, lsr r8
    164c:	strdeq	r1, [r0], -r6
    1650:	andeq	r1, r0, r2, ror r7
    1654:	andeq	r1, r0, lr, ror #15
    1658:	ldrdeq	r1, [r0], -r4
    165c:	andeq	r1, r0, r0, lsr #14
    1660:	andeq	r1, r0, r2, lsl r7
    1664:	andeq	r1, r0, r4, lsr #15
    1668:	andeq	r1, r0, r2, ror r7
    166c:	andeq	r1, r1, r4, asr #28
    1670:	andeq	r1, r1, sl, lsr #28
    1674:	andeq	r1, r1, r4, lsl lr
    1678:	andeq	r1, r1, r0, lsl #28
    167c:	andeq	r1, r1, r8, lsr #27
    1680:	muleq	r1, sl, sp
    1684:	andeq	r1, r1, lr, ror sp
    1688:	andeq	r1, r1, r6, asr #26
    168c:	andeq	r1, r1, lr, lsr #26
    1690:	andeq	r1, r1, r8, lsl sp
    1694:	andeq	r1, r1, r6, lsl #26
    1698:	andeq	r1, r1, r6, ror #25
    169c:	andeq	r1, r1, ip, lsr #25
    16a0:	andeq	r1, r1, sl, lsr #25
    16a4:	andeq	r1, r1, r8, lsr #25
    16a8:	andeq	r1, r1, r0, asr #24
    16ac:	andeq	r1, r1, lr, lsr ip
    16b0:	andeq	r1, r1, r8, lsl #24
    16b4:	strdeq	r1, [r1], -r6
    16b8:	strdeq	r1, [r1], -r4
    16bc:	strdeq	r1, [r1], -r2
    16c0:	andeq	r1, r1, r2, lsl #23
    16c4:	andeq	r1, r1, r0, lsl #23
    16c8:	andeq	r1, r1, lr, ror fp
    16cc:	andeq	r1, r1, r2, asr #22
    16d0:	bleq	3d814 <__assert_fail@plt+0x3caa4>
    16d4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    16d8:	strbtmi	fp, [sl], -r2, lsl #24
    16dc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    16e0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    16e4:	ldrmi	sl, [sl], #776	; 0x308
    16e8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    16ec:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    16f0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    16f4:			; <UNDEFINED> instruction: 0xf85a4b06
    16f8:	stmdami	r6, {r0, r1, ip, sp}
    16fc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1700:	b	fe23f704 <__assert_fail@plt+0xfe23e994>
    1704:	bl	bbf708 <__assert_fail@plt+0xbbe998>
    1708:	andeq	r1, r1, ip, ror #15
    170c:	ldrdeq	r0, [r0], -r8
    1710:	strdeq	r0, [r0], -r8
    1714:	andeq	r0, r0, r0, lsl #2
    1718:	ldr	r3, [pc, #20]	; 1734 <__assert_fail@plt+0x9c4>
    171c:	ldr	r2, [pc, #20]	; 1738 <__assert_fail@plt+0x9c8>
    1720:	add	r3, pc, r3
    1724:	ldr	r2, [r3, r2]
    1728:	cmp	r2, #0
    172c:	bxeq	lr
    1730:	b	c44 <__gmon_start__@plt>
    1734:	andeq	r1, r1, ip, asr #15
    1738:	strdeq	r0, [r0], -r4
    173c:	blmi	1d375c <__assert_fail@plt+0x1d29ec>
    1740:	bmi	1d2928 <__assert_fail@plt+0x1d1bb8>
    1744:	addmi	r4, r3, #2063597568	; 0x7b000000
    1748:	andle	r4, r3, sl, ror r4
    174c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1750:	ldrmi	fp, [r8, -r3, lsl #2]
    1754:	svclt	0x00004770
    1758:	andeq	r1, r1, r4, asr r9
    175c:	andeq	r1, r1, r0, asr r9
    1760:	andeq	r1, r1, r8, lsr #15
    1764:	andeq	r0, r0, r0, ror #1
    1768:	stmdbmi	r9, {r3, fp, lr}
    176c:	bmi	252954 <__assert_fail@plt+0x251be4>
    1770:	bne	25295c <__assert_fail@plt+0x251bec>
    1774:	svceq	0x00cb447a
    1778:			; <UNDEFINED> instruction: 0x01a1eb03
    177c:	andle	r1, r3, r9, asr #32
    1780:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1784:	ldrmi	fp, [r8, -r3, lsl #2]
    1788:	svclt	0x00004770
    178c:	andeq	r1, r1, r8, lsr #18
    1790:	andeq	r1, r1, r4, lsr #18
    1794:	andeq	r1, r1, ip, ror r7
    1798:	andeq	r0, r0, r4, lsl #2
    179c:	blmi	2aebc4 <__assert_fail@plt+0x2ade54>
    17a0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    17a4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    17a8:	blmi	26fd5c <__assert_fail@plt+0x26efec>
    17ac:	ldrdlt	r5, [r3, -r3]!
    17b0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    17b4:			; <UNDEFINED> instruction: 0xf7ff6818
    17b8:			; <UNDEFINED> instruction: 0xf7ffe9c8
    17bc:	blmi	1c16c0 <__assert_fail@plt+0x1c0950>
    17c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    17c4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    17c8:	strdeq	r1, [r1], -r2
    17cc:	andeq	r1, r1, ip, asr #14
    17d0:	ldrdeq	r0, [r0], -ip
    17d4:	andeq	r1, r1, lr, asr #16
    17d8:	ldrdeq	r1, [r1], -r2
    17dc:	svclt	0x0000e7c4
    17e0:			; <UNDEFINED> instruction: 0x4605b570
    17e4:	ldrbtmi	r4, [lr], #-3635	; 0xfffff1cd
    17e8:	subsle	r2, pc, r0, lsl #16
    17ec:	ldmpl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
    17f0:	ldmdbmi	r2!, {r2, r3, r4, fp, sp, lr}
    17f4:	andcs	r2, r0, r5, lsl #4
    17f8:			; <UNDEFINED> instruction: 0xf7ff4479
    17fc:	blmi	c3bf44 <__assert_fail@plt+0xc3b1d4>
    1800:	ldmpl	r3!, {r0, r8, sp}^
    1804:			; <UNDEFINED> instruction: 0x4602681b
    1808:			; <UNDEFINED> instruction: 0xf7ff4620
    180c:	pushmi	{r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    1810:	andcs	r2, r0, r5, lsl #4
    1814:			; <UNDEFINED> instruction: 0xf7ff4479
    1818:	strtmi	lr, [r1], -r2, asr #19
    181c:	b	fe73f820 <__assert_fail@plt+0xfe73eab0>
    1820:	andcs	r4, r5, #671744	; 0xa4000
    1824:	ldrbtmi	r2, [r9], #-0
    1828:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    182c:			; <UNDEFINED> instruction: 0xf7ff4621
    1830:	stmdbmi	r6!, {r2, r4, r7, r9, fp, sp, lr, pc}
    1834:	andcs	r2, r0, r5, lsl #4
    1838:			; <UNDEFINED> instruction: 0xf7ff4479
    183c:			; <UNDEFINED> instruction: 0x4621e9b0
    1840:	b	fe2bf844 <__assert_fail@plt+0xfe2bead4>
    1844:	andcs	r4, r5, #557056	; 0x88000
    1848:	ldrbtmi	r2, [r9], #-0
    184c:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1850:			; <UNDEFINED> instruction: 0xf7ff4621
    1854:	ldmdbmi	pc, {r1, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1858:	andcs	r2, r0, r5, lsl #4
    185c:			; <UNDEFINED> instruction: 0xf7ff4479
    1860:			; <UNDEFINED> instruction: 0x4621e99e
    1864:	b	1e3f868 <__assert_fail@plt+0x1e3eaf8>
    1868:	andcs	r4, r5, #442368	; 0x6c000
    186c:	ldrbtmi	r2, [r9], #-0
    1870:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1874:			; <UNDEFINED> instruction: 0xf7ff4621
    1878:	ldmdbmi	r8, {r4, r5, r6, r9, fp, sp, lr, pc}
    187c:	andcs	r2, r0, r5, lsl #4
    1880:			; <UNDEFINED> instruction: 0xf7ff4479
    1884:	strtmi	lr, [r1], -ip, lsl #19
    1888:	b	19bf88c <__assert_fail@plt+0x19beb1c>
    188c:	andcs	r4, r5, #20, 18	; 0x50000
    1890:	ldrbtmi	r2, [r9], #-0
    1894:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1898:			; <UNDEFINED> instruction: 0xf7ff4621
    189c:			; <UNDEFINED> instruction: 0x4621ea5e
    18a0:			; <UNDEFINED> instruction: 0xf7ff200a
    18a4:	strtmi	lr, [r8], -r2, asr #20
    18a8:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18ac:	ldmpl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    18b0:			; <UNDEFINED> instruction: 0xe79e681c
    18b4:	andeq	r1, r1, sl, lsl #14
    18b8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18bc:			; <UNDEFINED> instruction: 0x00000cb0
    18c0:	andeq	r0, r0, ip, ror #1
    18c4:			; <UNDEFINED> instruction: 0x00000cb4
    18c8:	andeq	r0, r0, sl, ror #25
    18cc:	andeq	r0, r0, ip, lsl sp
    18d0:	andeq	r0, r0, lr, asr sp
    18d4:	muleq	r0, r8, sp
    18d8:	andeq	r0, r0, lr, asr #27
    18dc:	strdeq	r0, [r0], -r8
    18e0:	andeq	r0, r0, r6, lsr lr
    18e4:	strdeq	r0, [r0], -ip
    18e8:	svcmi	0x00f0e92d
    18ec:	bleq	63da30 <__assert_fail@plt+0x63ccc0>
    18f0:	strmi	r4, [r6], -r8, asr #30
    18f4:	strmi	pc, [fp, #-2976]	; 0xfffff460
    18f8:	ldrbtmi	r4, [pc], #-2119	; 1900 <__assert_fail@plt+0xb90>
    18fc:			; <UNDEFINED> instruction: 0xa11cf8df
    1900:			; <UNDEFINED> instruction: 0xf114b08d
    1904:	ldmdapl	r8!, {r0, r1, r2, r4, r9}
    1908:			; <UNDEFINED> instruction: 0x460f44fa
    190c:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
    1910:	andls	r6, fp, r0, lsl #16
    1914:	andeq	pc, r0, pc, asr #32
    1918:	ldrdeq	lr, [ip, -sl]
    191c:	ldrdls	pc, [r0, -pc]
    1920:	orrmi	r4, fp, r2, lsl #5
    1924:	ble	5d2d10 <__assert_fail@plt+0x5d1fa0>
    1928:	ldrdeq	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    192c:	strtmi	r2, [r2], -r0, lsl #6
    1930:	strtmi	r9, [fp], -r0, lsl #6
    1934:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1938:	stmdacs	r0, {r0, r1, ip, pc}
    193c:			; <UNDEFINED> instruction: 0xf10dd15d
    1940:			; <UNDEFINED> instruction: 0xf8da0814
    1944:	ldrbmi	r3, [r9], -r8, rrx
    1948:	strbmi	r2, [r0], -r1, lsl #4
    194c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1950:	cmple	ip, r1, lsl #16
    1954:	and	r9, r9, sl, lsl #20
    1958:			; <UNDEFINED> instruction: 0xf10d2300
    195c:			; <UNDEFINED> instruction: 0x461a0814
    1960:	movwcc	lr, #22989	; 0x59cd
    1964:	movwcc	lr, #31181	; 0x79cd
    1968:	movwcc	lr, #39373	; 0x99cd
    196c:	svclt	0x00084297
    1970:	eorle	r2, r2, r0
    1974:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    1978:	tstcs	r0, r2, lsr #12
    197c:	ldrbtmi	r4, [sl], #1579	; 0x62b
    1980:	strls	r9, [sl, -r0, lsl #2]
    1984:	ldrdeq	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    1988:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    198c:	mvnslt	r4, r4, lsl #12
    1990:	andcs	r4, r5, #606208	; 0x94000
    1994:	andcs	r4, r0, r5, lsr #22
    1998:			; <UNDEFINED> instruction: 0xf8594479
    199c:	ldmdavs	ip, {r0, r1, ip, sp}
    19a0:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19a4:	tstcs	r1, r2, lsr #22
    19a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    19ac:	ldmdavs	fp, {r9, sl, ip, pc}
    19b0:	strtmi	r4, [r0], -r2, lsl #12
    19b4:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b8:	bmi	7899c4 <__assert_fail@plt+0x788c54>
    19bc:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    19c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19c4:	subsmi	r9, sl, fp, lsl #22
    19c8:	andlt	sp, sp, r1, lsr #2
    19cc:	svchi	0x00f0e8bd
    19d0:	ldrdcc	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    19d4:	andcs	r4, r1, #64, 12	; 0x4000000
    19d8:			; <UNDEFINED> instruction: 0xf7ff2118
    19dc:	stmdacs	r1, {r2, r8, fp, sp, lr, pc}
    19e0:			; <UNDEFINED> instruction: 0xf8dad1d6
    19e4:			; <UNDEFINED> instruction: 0xf7ff0068
    19e8:	strtmi	lr, [r0], -r2, asr #17
    19ec:	ldmdbmi	r2, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    19f0:	blmi	38a20c <__assert_fail@plt+0x38949c>
    19f4:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    19f8:	blmi	43b93c <__assert_fail@plt+0x43abcc>
    19fc:	rscvc	pc, r5, #1325400064	; 0x4f000000
    1a00:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    1a04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1a08:			; <UNDEFINED> instruction: 0xf7ff4478
    1a0c:			; <UNDEFINED> instruction: 0xf7ffe9b2
    1a10:	svclt	0x0000e8d2
    1a14:	strdeq	r1, [r1], -r6
    1a18:	andeq	r0, r0, r4, ror #1
    1a1c:	muleq	r1, r4, r7
    1a20:	andeq	r1, r1, ip, asr #11
    1a24:	andeq	r1, r1, lr, lsl r7
    1a28:	andeq	r0, r0, r4, asr lr
    1a2c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a30:	andeq	r0, r0, ip, ror #1
    1a34:	andeq	r1, r1, r2, lsr r5
    1a38:	andeq	r0, r0, sl, asr #27
    1a3c:	andeq	r1, r0, r4, lsr r0
    1a40:	andeq	r0, r0, r2, lsr #27
    1a44:	andeq	r0, r0, ip, lsr #27
    1a48:	svcmi	0x00f0e92d
    1a4c:	beq	63db90 <__assert_fail@plt+0x63ce20>
    1a50:	strmi	r4, [r6], -r8, asr #30
    1a54:	strmi	pc, [sl, #-2976]	; 0xfffff460
    1a58:	ldrbtmi	r4, [pc], #-2119	; 1a60 <__assert_fail@plt+0xcf0>
    1a5c:			; <UNDEFINED> instruction: 0x911cf8df
    1a60:	strmi	fp, [fp], sp, lsl #1
    1a64:	ldrbtmi	r5, [r9], #2104	; 0x838
    1a68:	andseq	pc, r7, #20, 2
    1a6c:			; <UNDEFINED> instruction: 0x8110f8df
    1a70:	andls	r6, fp, r0, lsl #16
    1a74:	andeq	pc, r0, pc, asr #32
    1a78:	ldrdeq	lr, [ip, -r9]
    1a7c:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
    1a80:	addmi	r4, r2, #248, 8	; 0xf8000000
    1a84:	ble	5d20b8 <__assert_fail@plt+0x5d1348>
    1a88:	ldrdeq	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    1a8c:	strtmi	r2, [r2], -r0, lsl #6
    1a90:	strtmi	r9, [fp], -r0, lsl #6
    1a94:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a98:	stmdacs	r0, {r0, r1, ip, pc}
    1a9c:	svcge	0x0005d15d
    1aa0:	ldrdcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    1aa4:	andcs	r4, r1, #84934656	; 0x5100000
    1aa8:			; <UNDEFINED> instruction: 0xf7ff4638
    1aac:	stmdacs	r1, {r3, r5, r7, fp, sp, lr, pc}
    1ab0:			; <UNDEFINED> instruction: 0xf9bdd14d
    1ab4:	and	r2, r8, r6, lsl r0
    1ab8:	svcge	0x00052300
    1abc:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    1ac0:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
    1ac4:	stmib	sp, {r0, r1, r2, r8, r9, ip, sp}^
    1ac8:	ldrmi	r3, [r3, #777]	; 0x309
    1acc:	andcs	fp, r0, r8, lsl #30
    1ad0:			; <UNDEFINED> instruction: 0xf8dfd023
    1ad4:			; <UNDEFINED> instruction: 0x462290b0
    1ad8:	strtmi	r2, [fp], -r0, lsl #2
    1adc:	strdls	r4, [r0, -r9]
    1ae0:	andslt	pc, r6, sp, lsr #17
    1ae4:	ldrdeq	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    1ae8:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aec:	mvnslt	r4, r4, lsl #12
    1af0:	andcs	r4, r5, #606208	; 0x94000
    1af4:	andcs	r4, r0, r5, lsr #22
    1af8:			; <UNDEFINED> instruction: 0xf8584479
    1afc:	ldmdavs	ip, {r0, r1, ip, sp}
    1b00:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b04:	tstcs	r1, r2, lsr #22
    1b08:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1b0c:	ldmdavs	fp, {r9, sl, ip, pc}
    1b10:	strtmi	r4, [r0], -r2, lsl #12
    1b14:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b18:	bmi	789b24 <__assert_fail@plt+0x788db4>
    1b1c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    1b20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b24:	subsmi	r9, sl, fp, lsl #22
    1b28:	andlt	sp, sp, r2, lsr #2
    1b2c:	svchi	0x00f0e8bd
    1b30:	ldrdcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    1b34:	andcs	r4, r1, #56, 12	; 0x3800000
    1b38:			; <UNDEFINED> instruction: 0xf7ff2118
    1b3c:	stmdacs	r1, {r2, r4, r6, fp, sp, lr, pc}
    1b40:			; <UNDEFINED> instruction: 0xf8d9d1d6
    1b44:			; <UNDEFINED> instruction: 0xf7ff0068
    1b48:			; <UNDEFINED> instruction: 0x4620e812
    1b4c:	ldmdbmi	r2, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b50:	blmi	38a36c <__assert_fail@plt+0x3895fc>
    1b54:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    1b58:	blmi	43ba9c <__assert_fail@plt+0x43ad2c>
    1b5c:	subsne	pc, r5, #64, 4
    1b60:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    1b64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1b68:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    1b6c:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b70:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b74:	muleq	r1, r6, r4
    1b78:	andeq	r0, r0, r4, ror #1
    1b7c:	andeq	r1, r1, r6, lsr r6
    1b80:	andeq	r1, r1, r0, ror r4
    1b84:	andeq	r1, r1, r0, asr #11
    1b88:	andeq	r0, r0, ip, lsl sp
    1b8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b90:	andeq	r0, r0, ip, ror #1
    1b94:	ldrdeq	r1, [r1], -r2
    1b98:	andeq	r0, r0, sl, ror #24
    1b9c:	ldrdeq	r0, [r0], -r4
    1ba0:	andeq	r0, r0, r2, asr #24
    1ba4:	andeq	r0, r0, sl, asr #24
    1ba8:	blmi	10944b4 <__assert_fail@plt+0x1093744>
    1bac:	svcmi	0x00f0e92d
    1bb0:	mcrmi	4, 2, r4, cr1, cr10, {3}
    1bb4:	beq	63dcf8 <__assert_fail@plt+0x63cf88>
    1bb8:	strmi	pc, [sl, #-2976]	; 0xfffff460
    1bbc:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    1bc0:	ldmdavs	fp, {r0, r2, r3, r7, ip, sp, pc}
    1bc4:			; <UNDEFINED> instruction: 0xf04f930b
    1bc8:			; <UNDEFINED> instruction: 0xf1140300
    1bcc:	ldmib	r6, {r0, r1, r2, r4, fp}^
    1bd0:			; <UNDEFINED> instruction: 0xf145230c
    1bd4:	svcmi	0x00390900
    1bd8:	bl	1e53220 <__assert_fail@plt+0x1e524b0>
    1bdc:	ldrbtmi	r0, [pc], #-771	; 1be4 <__assert_fail@plt+0xe74>
    1be0:	movwcs	sp, #2626	; 0xa42
    1be4:	strtmi	r4, [r2], -r3, lsl #13
    1be8:	movwls	r6, #3760	; 0xeb0
    1bec:			; <UNDEFINED> instruction: 0xf7ff462b
    1bf0:	sxtab16mi	lr, r0, lr, ror #16
    1bf4:	cmple	lr, r0, lsl #16
    1bf8:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    1bfc:	mrcvs	6, 5, r4, cr3, cr1, {2}
    1c00:	strbmi	r2, [r8], -r1, lsl #4
    1c04:	svc	0x00faf7fe
    1c08:	strmi	r2, [r1], -r1, lsl #16
    1c0c:			; <UNDEFINED> instruction: 0xf9bdd138
    1c10:	cmplt	r0, #20
    1c14:			; <UNDEFINED> instruction: 0x46226eb0
    1c18:			; <UNDEFINED> instruction: 0xf8cd462b
    1c1c:	mrsls	r8, (UNDEF: 3)
    1c20:	andshi	pc, r4, sp, lsr #17
    1c24:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c28:	stmdblt	r0, {r2, r9, sl, lr}^
    1c2c:	strbmi	r9, [r8], -r3, lsl #18
    1c30:			; <UNDEFINED> instruction: 0x460a6eb3
    1c34:			; <UNDEFINED> instruction: 0xf7fe4651
    1c38:	stmdacs	r1, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1c3c:	stmdbmi	r0!, {r1, r2, r5, ip, lr, pc}
    1c40:	blmi	80a45c <__assert_fail@plt+0x8096ec>
    1c44:	ldrbtmi	r2, [r9], #-0
    1c48:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1c4c:	svc	0x00a6f7fe
    1c50:	tstcs	r1, sp, lsl fp
    1c54:			; <UNDEFINED> instruction: 0xf8cd58fb
    1c58:	ldmdavs	fp, {ip, sp, pc}
    1c5c:	strtmi	r4, [r0], -r2, lsl #12
    1c60:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c64:	and	r2, r0, r1
    1c68:	bmi	609c70 <__assert_fail@plt+0x608f00>
    1c6c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    1c70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c74:	subsmi	r9, sl, fp, lsl #22
    1c78:	andlt	sp, sp, r7, lsl r1
    1c7c:	svchi	0x00f0e8bd
    1c80:			; <UNDEFINED> instruction: 0x46404913
    1c84:	andcs	r4, r5, #15360	; 0x3c00
    1c88:			; <UNDEFINED> instruction: 0xe7dd4479
    1c8c:			; <UNDEFINED> instruction: 0xf7fe6eb0
    1c90:	strtmi	lr, [r0], -lr, ror #30
    1c94:	blmi	3fbc40 <__assert_fail@plt+0x3faed0>
    1c98:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, sp}	; <UNPREDICTABLE>
    1c9c:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    1ca0:			; <UNDEFINED> instruction: 0x33204479
    1ca4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ca8:			; <UNDEFINED> instruction: 0xf7fee864
    1cac:	svclt	0x0000ef84
    1cb0:	andeq	r1, r1, r0, asr #6
    1cb4:	andeq	r0, r0, r4, ror #1
    1cb8:	ldrdeq	r1, [r1], -lr
    1cbc:	andeq	r1, r1, r2, lsl r3
    1cc0:	strdeq	r0, [r0], -r2
    1cc4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cc8:	andeq	r0, r0, ip, ror #1
    1ccc:	andeq	r1, r1, r2, lsl #5
    1cd0:	andeq	r0, r0, r8, lsr fp
    1cd4:	muleq	r0, sl, sp
    1cd8:	andeq	r0, r0, r8, lsl #22
    1cdc:	andeq	r0, r0, r0, lsl fp
    1ce0:	blmi	1b14694 <__assert_fail@plt+0x1b13924>
    1ce4:	push	{r1, r3, r4, r5, r6, sl, lr}
    1ce8:			; <UNDEFINED> instruction: 0xb09e47f0
    1cec:	stclmi	8, cr5, [sl, #-844]!	; 0xfffffcb4
    1cf0:	tstls	sp, #1769472	; 0x1b0000
    1cf4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1cf8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    1cfc:	stmvs	r2, {r1, r3, r4, r5, r6, ip, lr, pc}
    1d00:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d04:			; <UNDEFINED> instruction: 0x8194f8df
    1d08:	strmi	r4, [r4], -sl, lsl #13
    1d0c:	movwcs	pc, #39842	; 0x9ba2	; <UNPREDICTABLE>
    1d10:	ldmib	r8, {r3, r4, r5, r6, r7, sl, lr}^
    1d14:			; <UNDEFINED> instruction: 0xf112010c
    1d18:			; <UNDEFINED> instruction: 0xf1430617
    1d1c:	addmi	r0, r6, #0, 14
    1d20:	tsteq	r1, r7, ror fp
    1d24:			; <UNDEFINED> instruction: 0xf8d8da71
    1d28:	tstcs	r0, r8, rrx
    1d2c:			; <UNDEFINED> instruction: 0xf7fe9100
    1d30:			; <UNDEFINED> instruction: 0x4606efde
    1d34:			; <UNDEFINED> instruction: 0xf0402800
    1d38:			; <UNDEFINED> instruction: 0xf8d880a0
    1d3c:	stmdage	r3, {r3, r5, r6, ip, sp}
    1d40:	andcs	r4, r1, #76546048	; 0x4900000
    1d44:	svc	0x005af7fe
    1d48:	cmnle	r6, r1, lsl #16
    1d4c:	svceq	0x0000f1ba
    1d50:	blls	1f6160 <__assert_fail@plt+0x1f53f0>
    1d54:	suble	r2, sp, r0, lsl #22
    1d58:			; <UNDEFINED> instruction: 0xf7fea802
    1d5c:	blmi	143d9cc <__assert_fail@plt+0x143cc5c>
    1d60:			; <UNDEFINED> instruction: 0xf893447b
    1d64:			; <UNDEFINED> instruction: 0xb12a206c
    1d68:	stmdbls	r7, {r1, r9, fp, ip, pc}
    1d6c:	bne	149d9e0 <__assert_fail@plt+0x149cc70>
    1d70:	lfmle	f4, 4, [pc], #-616	; 1b10 <__assert_fail@plt+0xda0>
    1d74:	ldrbtmi	r4, [lr], #-3659	; 0xfffff1b5
    1d78:			; <UNDEFINED> instruction: 0x0074f896
    1d7c:	rsble	r2, r0, r0, lsl #16
    1d80:	cdpge	8, 0, cr10, cr9, cr7, {0}
    1d84:	svc	0x0058f7fe
    1d88:	cmpcs	r0, r7, asr #20
    1d8c:			; <UNDEFINED> instruction: 0x4603447a
    1d90:			; <UNDEFINED> instruction: 0xf7fe4630
    1d94:			; <UNDEFINED> instruction: 0xf9bdef4c
    1d98:	stmdavs	r2!, {r1, r2, r3, ip}
    1d9c:			; <UNDEFINED> instruction: 0xf9bd2001
    1da0:	tstls	r0, ip
    1da4:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    1da8:	svc	0x0082f7fe
    1dac:	blge	1142b4 <__assert_fail@plt+0x113544>
    1db0:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    1db4:			; <UNDEFINED> instruction: 0xf7fe2001
    1db8:	blls	23dbb0 <__assert_fail@plt+0x23ce40>
    1dbc:	stmdbls	r7, {r0, r1, r5, r7, r8, ip, sp, pc}
    1dc0:	strmi	r9, [fp], #-2562	; 0xfffff5fe
    1dc4:			; <UNDEFINED> instruction: 0xf04f4293
    1dc8:	sfmle	f0, 4, [r3, #-20]	; 0xffffffec
    1dcc:			; <UNDEFINED> instruction: 0x300cf9bd
    1dd0:	cmple	r1, r0, lsl #22
    1dd4:	andcs	r4, r0, r7, lsr r9
    1dd8:			; <UNDEFINED> instruction: 0xf7fe4479
    1ddc:	bls	23d964 <__assert_fail@plt+0x23cbf4>
    1de0:	andcs	r4, r1, r1, lsl #12
    1de4:	svc	0x0064f7fe
    1de8:	andcs	r4, sl, r3, lsr fp
    1dec:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1df0:	svc	0x00a0f7fe
    1df4:	blmi	9d46c0 <__assert_fail@plt+0x9d3950>
    1df8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1dfc:	blls	75be6c <__assert_fail@plt+0x75b0fc>
    1e00:	teqle	r8, sl, asr r0
    1e04:	pop	{r1, r2, r3, r4, ip, sp, pc}
    1e08:	andcs	r8, r0, #240, 14	; 0x3c00000
    1e0c:	andcs	lr, r3, #3358720	; 0x334000
    1e10:	andcs	lr, r5, #3358720	; 0x334000
    1e14:	andcs	lr, r7, #3358720	; 0x334000
    1e18:	blmi	a7bc80 <__assert_fail@plt+0xa7af10>
    1e1c:	stmdbmi	r9!, {r4, r5, r9, sl, lr}
    1e20:	stmiapl	fp!, {r0, r2, r9, sp}^
    1e24:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    1e28:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    1e2c:	tstcs	r1, r6, lsr #22
    1e30:	stmiapl	fp!, {r2, r5, r7, fp, sp, lr}^
    1e34:	ldmdavs	fp, {sl, ip, pc}
    1e38:	ldrtmi	r4, [r0], -r2, lsl #12
    1e3c:	svc	0x0044f7fe
    1e40:	stmdbmi	r2!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1e44:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e48:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1e4c:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    1e50:			; <UNDEFINED> instruction: 0xf8862301
    1e54:			; <UNDEFINED> instruction: 0xe7933074
    1e58:	andcs	r4, r0, sp, lsl r9
    1e5c:			; <UNDEFINED> instruction: 0xf7fe4479
    1e60:	ldmib	sp, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    1e64:	bls	8ee88 <__assert_fail@plt+0x8e118>
    1e68:	bne	fe692efc <__assert_fail@plt+0xfe69218c>
    1e6c:	andcs	r4, r1, r1, lsl #12
    1e70:	svc	0x001ef7fe
    1e74:			; <UNDEFINED> instruction: 0xf7fee7b8
    1e78:	blmi	5bd8f8 <__assert_fail@plt+0x5bcb88>
    1e7c:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r5, r6, r9, sp}
    1e80:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    1e84:			; <UNDEFINED> instruction: 0x332c4479
    1e88:			; <UNDEFINED> instruction: 0xf7fe4478
    1e8c:	svclt	0x0000ef72
    1e90:	andeq	r1, r1, ip, lsl #4
    1e94:	andeq	r0, r0, r4, ror #1
    1e98:	strdeq	r1, [r1], -r8
    1e9c:	andeq	r1, r1, ip, lsl #7
    1ea0:	andeq	r1, r1, ip, lsr r3
    1ea4:	andeq	r1, r1, r6, lsr #6
    1ea8:	andeq	r0, r0, r4, lsl fp
    1eac:	andeq	r0, r0, sl, lsl #22
    1eb0:	andeq	r0, r0, r6, lsl fp
    1eb4:	andeq	r0, r0, r8, lsl #22
    1eb8:	strdeq	r0, [r0], -ip
    1ebc:	strdeq	r1, [r1], -r8
    1ec0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1ec4:	muleq	r0, ip, r9
    1ec8:	andeq	r0, r0, ip, ror #1
    1ecc:	andeq	r0, r0, lr, lsl sl
    1ed0:	andeq	r0, r0, r4, ror sl
    1ed4:			; <UNDEFINED> instruction: 0x00000bb6
    1ed8:	andeq	r0, r0, r4, lsr #18
    1edc:	andeq	r0, r0, ip, lsr #18
    1ee0:			; <UNDEFINED> instruction: 0x212fb510
    1ee4:			; <UNDEFINED> instruction: 0xf7fe4604
    1ee8:	tstlt	r8, sl, lsl pc
    1eec:	ldclt	0, cr3, [r0, #-4]
    1ef0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1ef4:	svcmi	0x00f0e92d
    1ef8:	bmi	1293754 <__assert_fail@plt+0x12929e4>
    1efc:	blmi	129377c <__assert_fail@plt+0x1292a0c>
    1f00:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    1f04:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    1f08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f0c:			; <UNDEFINED> instruction: 0xf04f9303
    1f10:	cmnlt	r8, #0, 6
    1f14:	strmi	r7, [r4], -r3, lsl #16
    1f18:	teqle	r5, sp, lsr #22
    1f1c:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    1f20:	stmdavs	r3, {r1, r5, r6, fp, ip, sp, lr}
    1f24:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1f28:	strle	r0, [r1, #-1306]!	; 0xfffffae6
    1f2c:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    1f30:	andcs	r2, sl, #0, 6
    1f34:	strmi	sl, [r7], -r2, lsl #18
    1f38:	eorsvs	r1, fp, r0, ror #24
    1f3c:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    1f40:	ldmdavc	r2, {r1, r9, fp, ip, pc}
    1f44:	ldmiblt	sl, {r0, r1, r9, sl, lr}
    1f48:	stmdbcs	r2!, {r0, r3, r4, r5, fp, sp, lr}
    1f4c:	tstcs	r1, r0, lsl r0
    1f50:	strmi	r7, [r8], -sl, lsr #32
    1f54:	andne	pc, r0, r8, lsl #17
    1f58:	and	r6, sl, r3, lsr r0
    1f5c:	movwcs	lr, #2509	; 0x9cd
    1f60:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    1f64:	stmdavs	r1, {r9, fp, ip, pc}
    1f68:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    1f6c:	ldrtle	r0, [sl], #-1299	; 0xfffffaed
    1f70:	bmi	b89f78 <__assert_fail@plt+0xb89208>
    1f74:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    1f78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f7c:	subsmi	r9, sl, r3, lsl #22
    1f80:	andlt	sp, r5, sp, asr #2
    1f84:	svchi	0x00f0e8bd
    1f88:			; <UNDEFINED> instruction: 0xf7fe460f
    1f8c:			; <UNDEFINED> instruction: 0xf10dee86
    1f90:	andcs	r0, sl, #8, 22	; 0x2000
    1f94:	pkhtbmi	r4, r1, r9, asr #12
    1f98:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    1f9c:	andmi	pc, r0, r9, asr #17
    1fa0:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1fa4:	ldrdcc	pc, [r0], -r9
    1fa8:	strmi	r2, [r2], r2, lsr #22
    1fac:	bls	b6334 <__assert_fail@plt+0xb55c4>
    1fb0:	cmnlt	r3, r3, lsl r8
    1fb4:	bicsle	r2, fp, sp, lsr #22
    1fb8:	movwls	r1, #11347	; 0x2c53
    1fbc:	bcs	2010c <__assert_fail@plt+0x1f39c>
    1fc0:	movwcs	sp, #4556	; 0x11cc
    1fc4:	ldrmi	r7, [r8], -fp, lsr #32
    1fc8:	andcs	pc, r0, r8, lsl #17
    1fcc:	andge	pc, r0, r7, asr #17
    1fd0:	movwcs	lr, #6095	; 0x17cf
    1fd4:	ldrmi	r7, [r8], -fp, lsr #32
    1fd8:	andcc	pc, r0, r8, lsl #17
    1fdc:	andge	pc, r0, r7, asr #17
    1fe0:	andge	pc, r0, r6, asr #17
    1fe4:	blls	7bf00 <__assert_fail@plt+0x7b190>
    1fe8:	andcs	r4, sl, #93323264	; 0x5900000
    1fec:	bleq	7e130 <__assert_fail@plt+0x7d3c0>
    1ff0:	andlt	pc, r0, r5, lsl #17
    1ff4:			; <UNDEFINED> instruction: 0xf8c74618
    1ff8:			; <UNDEFINED> instruction: 0xf8c9a000
    1ffc:			; <UNDEFINED> instruction: 0xf7fe4000
    2000:	bls	bd8f0 <__assert_fail@plt+0xbcb80>
    2004:			; <UNDEFINED> instruction: 0x46037812
    2008:			; <UNDEFINED> instruction: 0xd1b12a00
    200c:	ldrdcs	pc, [r0], -r9
    2010:	adcle	r2, sp, r2, lsr #20
    2014:	andlt	pc, r0, r8, lsl #17
    2018:	eorsvs	r4, r3, r8, asr r6
    201c:			; <UNDEFINED> instruction: 0xf7fee7a9
    2020:	svclt	0x0000edca
    2024:	andeq	r0, r1, lr, ror #31
    2028:	andeq	r0, r0, r4, ror #1
    202c:	andeq	r0, r1, sl, ror pc
    2030:	svcmi	0x00f0e92d
    2034:	blmi	1c49874 <__assert_fail@plt+0x1c48b04>
    2038:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    203c:	stclle	3, cr9, [ip, #-8]
    2040:			; <UNDEFINED> instruction: 0x81bcf8df
    2044:	ldrmi	r4, [r4], -r2, lsl #13
    2048:	ldrbtmi	r2, [r8], #1281	; 0x501
    204c:	strtmi	r2, [r1], r0, lsl #14
    2050:	bllt	1401a8 <__assert_fail@plt+0x13f438>
    2054:	ldrbmi	r4, [r8], -r1, asr #12
    2058:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    205c:	ldrbmi	fp, [r8], -r8, lsr #2
    2060:			; <UNDEFINED> instruction: 0xf7fe4651
    2064:	strtmi	lr, [fp], -ip, ror #26
    2068:	svccs	0x0000b928
    206c:	adcsmi	sp, r5, #56, 2
    2070:	suble	r4, sl, fp, lsr #12
    2074:	addsmi	r6, lr, #2555904	; 0x270000
    2078:	streq	pc, [r1, #-261]	; 0xfffffefb
    207c:	cmnlt	r7, #59136	; 0xe700
    2080:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    2084:			; <UNDEFINED> instruction: 0xf7fe4604
    2088:	strmi	lr, [r1], -lr, lsl #28
    208c:			; <UNDEFINED> instruction: 0xf7fe4620
    2090:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    2094:			; <UNDEFINED> instruction: 0xf7fed151
    2098:			; <UNDEFINED> instruction: 0x4604ed70
    209c:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    20a0:	strtmi	r4, [r0], -r1, lsl #12
    20a4:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    20a8:	stmdacs	r0, {r2, r9, sl, lr}
    20ac:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    20b0:			; <UNDEFINED> instruction: 0xf0402b2f
    20b4:	strmi	r8, [r1], -sp, lsl #1
    20b8:			; <UNDEFINED> instruction: 0xf7fe4638
    20bc:	strmi	lr, [r5], -ip, lsl #28
    20c0:	cmnle	pc, r0, lsl #16
    20c4:			; <UNDEFINED> instruction: 0xf7fe4638
    20c8:	strmi	lr, [r4], -r2, lsl #27
    20cc:	cmnle	r3, r0, lsl #16
    20d0:			; <UNDEFINED> instruction: 0xf7fe4638
    20d4:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    20d8:	andlt	sp, r5, lr, asr #2
    20dc:	svchi	0x00f0e8bd
    20e0:	andcs	r9, r5, #2, 26	; 0x80
    20e4:	andcs	r4, r0, r7, asr #22
    20e8:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    20ec:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    20f0:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    20f4:	tstcs	r1, r5, asr #22
    20f8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    20fc:	strtmi	r4, [r0], -r2, lsl #12
    2100:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2104:			; <UNDEFINED> instruction: 0xf7fe2003
    2108:	mcrls	13, 0, lr, cr2, cr0, {5}
    210c:	blmi	f4a928 <__assert_fail@plt+0xf49bb8>
    2110:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    2114:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2118:			; <UNDEFINED> instruction: 0xf7fe681d
    211c:	blmi	efd624 <__assert_fail@plt+0xefc8b4>
    2120:			; <UNDEFINED> instruction: 0xf8d92101
    2124:	ldmpl	r3!, {lr}^
    2128:	ldmdavs	fp, {sl, ip, pc}
    212c:	strtmi	r4, [r8], -r2, lsl #12
    2130:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    2134:			; <UNDEFINED> instruction: 0xf7fe2003
    2138:	stcls	13, cr14, [r2, #-608]	; 0xfffffda0
    213c:	blmi	c4a958 <__assert_fail@plt+0xc49be8>
    2140:	ldmdbmi	r4!, {sp}
    2144:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2148:			; <UNDEFINED> instruction: 0xf7fe681c
    214c:	blmi	bfd5f4 <__assert_fail@plt+0xbfc884>
    2150:	stmiapl	fp!, {r0, r1, ip, pc}^
    2154:	movwls	r6, #10267	; 0x281b
    2158:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    215c:			; <UNDEFINED> instruction: 0xf7fe6800
    2160:	ldmib	sp, {r5, r6, r8, sl, fp, sp, lr, pc}^
    2164:	strmi	r3, [r1], -r2, lsl #4
    2168:	tstls	r0, r0, lsr #12
    216c:			; <UNDEFINED> instruction: 0xf7fe2101
    2170:	andcs	lr, r1, ip, lsr #27
    2174:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2178:	strtmi	r4, [r0], -r7, lsr #18
    217c:	andcs	r4, r5, #33792	; 0x8400
    2180:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    2184:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2188:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    218c:	andls	r4, r3, pc, lsl fp
    2190:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2194:			; <UNDEFINED> instruction: 0xf7fe9302
    2198:	stmdavs	r0, {r7, r8, sl, fp, sp, lr, pc}
    219c:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    21a0:	andcc	lr, r2, #3620864	; 0x374000
    21a4:	strtmi	r4, [r0], -r1, lsl #12
    21a8:	smlabtvc	r0, sp, r9, lr
    21ac:			; <UNDEFINED> instruction: 0xf7fe2101
    21b0:	andcs	lr, r3, ip, lsl #27
    21b4:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    21b8:			; <UNDEFINED> instruction: 0x46284918
    21bc:	andcs	r4, r5, #17408	; 0x4400
    21c0:			; <UNDEFINED> instruction: 0xe7de4479
    21c4:			; <UNDEFINED> instruction: 0x46204916
    21c8:	andcs	r4, r5, #14336	; 0x3800
    21cc:			; <UNDEFINED> instruction: 0xe7d84479
    21d0:	andcs	r9, r5, #2, 26	; 0x80
    21d4:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    21d8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    21dc:			; <UNDEFINED> instruction: 0xf7fe681c
    21e0:	blmi	2bd560 <__assert_fail@plt+0x2bc7f0>
    21e4:	stmiapl	fp!, {r0, r8, sp}^
    21e8:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    21ec:	strtmi	r4, [r0], -r2, lsl #12
    21f0:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    21f4:			; <UNDEFINED> instruction: 0xf7fe2003
    21f8:	svclt	0x0000ed38
    21fc:			; <UNDEFINED> instruction: 0x00010eb6
    2200:	andeq	r0, r0, r6, lsr #20
    2204:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2208:	andeq	r0, r0, ip, lsl #19
    220c:	andeq	r0, r0, ip, ror #1
    2210:	andeq	r0, r0, r2, lsl #19
    2214:	andeq	r0, r0, sl, ror r9
    2218:	andeq	r0, r0, r0, ror #19
    221c:	andeq	r0, r0, r0, ror r9
    2220:	andeq	r0, r0, r8, lsr r9
    2224:	andeq	r0, r0, sl, lsl #18
    2228:	blmi	614a8c <__assert_fail@plt+0x613d1c>
    222c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2230:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2234:	strmi	r4, [lr], -r4, lsl #12
    2238:	ldmdavs	fp, {r8, r9, sl, sp}
    223c:			; <UNDEFINED> instruction: 0xf04f9301
    2240:			; <UNDEFINED> instruction: 0xf7fe0300
    2244:	ldrtmi	lr, [sl], -sl, lsr #26
    2248:	strmi	r4, [r5], -r9, ror #12
    224c:	eorvs	r4, pc, r0, lsr #12
    2250:	stc	7, cr15, [r0], {254}	; 0xfe
    2254:	orrslt	r7, fp, r3, lsr #16
    2258:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    225c:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    2260:	andle	r2, sp, r2, lsr #20
    2264:	andcs	r6, r1, r0, lsr r0
    2268:	blmi	214a94 <__assert_fail@plt+0x213d24>
    226c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2270:	blls	5c2e0 <__assert_fail@plt+0x5b570>
    2274:	qaddle	r4, sl, r5
    2278:	ldcllt	0, cr11, [r0, #12]!
    227c:			; <UNDEFINED> instruction: 0xe7f34638
    2280:			; <UNDEFINED> instruction: 0xe7f14618
    2284:	ldc	7, cr15, [r6], {254}	; 0xfe
    2288:	andeq	r0, r1, r4, asr #25
    228c:	andeq	r0, r0, r4, ror #1
    2290:	andeq	r0, r1, r4, lsl #25
    2294:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    2298:	svclt	0x00be2900
    229c:			; <UNDEFINED> instruction: 0xf04f2000
    22a0:	and	r4, r6, r0, lsl #2
    22a4:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    22a8:			; <UNDEFINED> instruction: 0xf06fbf1c
    22ac:			; <UNDEFINED> instruction: 0xf04f4100
    22b0:			; <UNDEFINED> instruction: 0xf00030ff
    22b4:			; <UNDEFINED> instruction: 0xf1adb83f
    22b8:	stmdb	sp!, {r3, sl, fp}^
    22bc:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    22c0:	blcs	38eec <__assert_fail@plt+0x3817c>
    22c4:			; <UNDEFINED> instruction: 0xf000db1a
    22c8:			; <UNDEFINED> instruction: 0xf8ddf83b
    22cc:	ldmib	sp, {r2, sp, lr, pc}^
    22d0:	andlt	r2, r4, r2, lsl #6
    22d4:	submi	r4, r0, #112, 14	; 0x1c00000
    22d8:	cmpeq	r1, r1, ror #22
    22dc:	blle	6ccee4 <__assert_fail@plt+0x6cc174>
    22e0:			; <UNDEFINED> instruction: 0xf82ef000
    22e4:	ldrd	pc, [r4], -sp
    22e8:	movwcs	lr, #10717	; 0x29dd
    22ec:	submi	fp, r0, #4
    22f0:	cmpeq	r1, r1, ror #22
    22f4:	bl	18d2c44 <__assert_fail@plt+0x18d1ed4>
    22f8:	ldrbmi	r0, [r0, -r3, asr #6]!
    22fc:	bl	18d2c4c <__assert_fail@plt+0x18d1edc>
    2300:			; <UNDEFINED> instruction: 0xf0000343
    2304:			; <UNDEFINED> instruction: 0xf8ddf81d
    2308:	ldmib	sp, {r2, sp, lr, pc}^
    230c:	andlt	r2, r4, r2, lsl #6
    2310:	bl	1852c18 <__assert_fail@plt+0x1851ea8>
    2314:	ldrbmi	r0, [r0, -r1, asr #2]!
    2318:	bl	18d2c68 <__assert_fail@plt+0x18d1ef8>
    231c:			; <UNDEFINED> instruction: 0xf0000343
    2320:			; <UNDEFINED> instruction: 0xf8ddf80f
    2324:	ldmib	sp, {r2, sp, lr, pc}^
    2328:	andlt	r2, r4, r2, lsl #6
    232c:	bl	18d2c7c <__assert_fail@plt+0x18d1f0c>
    2330:	ldrbmi	r0, [r0, -r3, asr #6]!
    2334:			; <UNDEFINED> instruction: 0xf04fb502
    2338:			; <UNDEFINED> instruction: 0xf7fe0008
    233c:	vstrlt	d14, [r2, #-952]	; 0xfffffc48
    2340:	svclt	0x00084299
    2344:	push	{r4, r7, r9, lr}
    2348:			; <UNDEFINED> instruction: 0x46044ff0
    234c:	andcs	fp, r0, r8, lsr pc
    2350:			; <UNDEFINED> instruction: 0xf8dd460d
    2354:	svclt	0x0038c024
    2358:	cmnle	fp, #1048576	; 0x100000
    235c:			; <UNDEFINED> instruction: 0x46994690
    2360:			; <UNDEFINED> instruction: 0xf283fab3
    2364:	rsbsle	r2, r0, r0, lsl #22
    2368:			; <UNDEFINED> instruction: 0xf385fab5
    236c:	rsble	r2, r8, r0, lsl #26
    2370:			; <UNDEFINED> instruction: 0xf1a21ad2
    2374:	blx	245bfc <__assert_fail@plt+0x244e8c>
    2378:	blx	240f88 <__assert_fail@plt+0x240218>
    237c:			; <UNDEFINED> instruction: 0xf1c2f30e
    2380:	b	12c4008 <__assert_fail@plt+0x12c3298>
    2384:	blx	a04f98 <__assert_fail@plt+0xa04228>
    2388:	b	12fefac <__assert_fail@plt+0x12fe23c>
    238c:	blx	204fa0 <__assert_fail@plt+0x204230>
    2390:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2394:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2398:	andcs	fp, r0, ip, lsr pc
    239c:	movwle	r4, #42497	; 0xa601
    23a0:	bl	fed0a3ac <__assert_fail@plt+0xfed0963c>
    23a4:	blx	33d4 <__assert_fail@plt+0x2664>
    23a8:	blx	83e7e8 <__assert_fail@plt+0x83da78>
    23ac:	bl	197efd0 <__assert_fail@plt+0x197e260>
    23b0:	tstmi	r9, #46137344	; 0x2c00000
    23b4:	bcs	125fc <__assert_fail@plt+0x1188c>
    23b8:	b	13f64b0 <__assert_fail@plt+0x13f5740>
    23bc:	b	13c452c <__assert_fail@plt+0x13c37bc>
    23c0:	b	1204934 <__assert_fail@plt+0x1203bc4>
    23c4:	ldrmi	r7, [r6], -fp, asr #17
    23c8:	bl	fed3a3fc <__assert_fail@plt+0xfed3968c>
    23cc:	bl	1942ff4 <__assert_fail@plt+0x1942284>
    23d0:	ldmne	fp, {r0, r3, r9, fp}^
    23d4:	beq	2bd104 <__assert_fail@plt+0x2bc394>
    23d8:			; <UNDEFINED> instruction: 0xf14a1c5c
    23dc:	cfsh32cc	mvfx0, mvfx1, #0
    23e0:	strbmi	sp, [sp, #-7]
    23e4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    23e8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    23ec:	adfccsz	f4, f1, #5.0
    23f0:	blx	176bd4 <__assert_fail@plt+0x175e64>
    23f4:	blx	940018 <__assert_fail@plt+0x93f2a8>
    23f8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    23fc:	vseleq.f32	s30, s28, s11
    2400:	blx	948808 <__assert_fail@plt+0x947a98>
    2404:	b	1100414 <__assert_fail@plt+0x10ff6a4>
    2408:			; <UNDEFINED> instruction: 0xf1a2040e
    240c:			; <UNDEFINED> instruction: 0xf1c20720
    2410:	blx	203c98 <__assert_fail@plt+0x202f28>
    2414:	blx	13f024 <__assert_fail@plt+0x13e2b4>
    2418:	blx	14003c <__assert_fail@plt+0x13f2cc>
    241c:	b	10fec2c <__assert_fail@plt+0x10fdebc>
    2420:	blx	903044 <__assert_fail@plt+0x9022d4>
    2424:	bl	117fc44 <__assert_fail@plt+0x117eed4>
    2428:	teqmi	r3, #1073741824	; 0x40000000
    242c:	strbmi	r1, [r5], -r0, lsl #21
    2430:	tsteq	r3, r1, ror #22
    2434:	svceq	0x0000f1bc
    2438:	stmib	ip, {r0, ip, lr, pc}^
    243c:	pop	{r8, sl, lr}
    2440:	blx	fed26408 <__assert_fail@plt+0xfed25698>
    2444:	msrcc	CPSR_, #132, 6	; 0x10000002
    2448:	blx	fee3c298 <__assert_fail@plt+0xfee3b528>
    244c:	blx	fed7ee74 <__assert_fail@plt+0xfed7e104>
    2450:	eorcc	pc, r0, #335544322	; 0x14000002
    2454:	orrle	r2, fp, r0, lsl #26
    2458:	svclt	0x0000e7f3
    245c:	mvnsmi	lr, #737280	; 0xb4000
    2460:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2464:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2468:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    246c:	bl	114046c <__assert_fail@plt+0x113f6fc>
    2470:	blne	1d9366c <__assert_fail@plt+0x1d928fc>
    2474:	strhle	r1, [sl], -r6
    2478:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    247c:	svccc	0x0004f855
    2480:	strbmi	r3, [sl], -r1, lsl #8
    2484:	ldrtmi	r4, [r8], -r1, asr #12
    2488:	adcmi	r4, r6, #152, 14	; 0x2600000
    248c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2490:	svclt	0x000083f8
    2494:	andeq	r0, r1, r2, lsl #19
    2498:	andeq	r0, r1, r8, ror r9
    249c:	svclt	0x00004770

Disassembly of section .fini:

000024a0 <.fini>:
    24a0:	push	{r3, lr}
    24a4:	pop	{r3, pc}
