Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Oct  9 16:12:25 2018
| Host         : hpl-fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file PmodKeypad_control_sets_placed.rpt
| Design       : PmodKeypad
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG | U1/Col[0]_i_1_n_0 |                   |                1 |              2 |
|  clk_IBUF_BUFG | U1/Col[0]_i_1_n_0 | U1/Col[3]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG |                   |                   |                3 |              8 |
|  clk_IBUF_BUFG |                   | reset_IBUF        |                5 |             40 |
+----------------+-------------------+-------------------+------------------+----------------+


