# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DVCD -CFLAGS -DVCD_FILE=test_pd0.vcd --cc /home/parallels/github/EECS-4201-project/project/pd0/design/code/constants_pkg.sv /home/parallels/github/EECS-4201-project/project/pd0/design/code/alu.sv /home/parallels/github/EECS-4201-project/project/pd0/design/code/assign_xor.sv /home/parallels/github/EECS-4201-project/project/pd0/design/code/reg_rst.sv /home/parallels/github/EECS-4201-project/project/pd0/design/code/three_stage_pipeline.sv /home/parallels/github/EECS-4201-project/project/pd0/design/code/pd0.sv /home/parallels/github/EECS-4201-project/project/pd0/verif/tests/clockgen.sv /home/parallels/github/EECS-4201-project/project/pd0/design/design_wrapper.sv /home/parallels/github/EECS-4201-project/project/pd0/verif/tests/test_pd.sv --exe /home/parallels/github/EECS-4201-project/project/pd0/verif/tests/test_pd.cpp -I/home/parallels/github/EECS-4201-project/project/pd0/design -I/home/parallels/github/EECS-4201-project/project/pd0/design/code -top-module top --Mdir /home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd +define+VCD_FILE=_test_pd0.vcd_ +define+MEM_PATH_TO_PROGRAM=__"
S      1463  2885690  1757619403   678001558  1757619403   678001558 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/alu.sv"
S       347  2884834  1757441555   654000222  1757441555   654000222 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/assign_xor.sv"
S       161  2884835  1757441555   654000222  1757441555   654000222 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/constants_pkg.sv"
S      2065  2899395  1758375586    30000341  1758375586    29000341 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/pd0.sv"
S       631  2884768  1757619403   678001558  1757619403   678001558 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/reg_rst.sv"
S      2832  2899104  1758373405   960000352  1758373405   958000352 "/home/parallels/github/EECS-4201-project/project/pd0/design/code/three_stage_pipeline.sv"
S       333  2884839  1757441555   654000222  1757441555   654000222 "/home/parallels/github/EECS-4201-project/project/pd0/design/design_wrapper.sv"
S       581  2894828  1757619453   546001581  1757619453   543001581 "/home/parallels/github/EECS-4201-project/project/pd0/design/probes.svh"
<<<<<<< HEAD
T      4777  2894743  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.cpp"
T      3428  2894744  1758375608   437000352  1758375608   437000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.h"
T      1978  2894747  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.mk"
T       900  2894777  1758375608   437000352  1758375608   437000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       675  2894778  1758375608   437000352  1758375608   437000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633  2894780  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1488  2894782  1758375608   437000352  1758375608   437000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1424  2894795  1758375608   437000352  1758375608   437000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290  2894796  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T      4991  2894797  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     23325  2894798  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      3192  2894799  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root.h"
T      2849  2894800  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h84412442__0.cpp"
T      4901  2894801  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15766  2894811  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10935  2894825  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       613  2894827  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       689  2894829  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       527  2896908  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T       613  2898084  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       711  2898112  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__pch.h"
T      3592  2898139  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1910  2898949  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_classes.mk"
T       790  2898951  1758375608   438000352  1758375608   438000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg.h"
T       485  2898952  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg__DepSet_hb66d5be2__0__Slow.cpp"
T       649  2898954  1758375608   439000352  1758375608   439000352 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg__Slow.cpp"
=======
T      4777  2894731  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.cpp"
T      3428  2894733  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.h"
T      1978  2894734  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop.mk"
T       900  2894739  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       675  2894741  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633  2894742  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1488  2894743  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1424  2894744  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290  2894159  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T      4991  2894240  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     23325  2893935  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      3192  2894747  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root.h"
T      2849  2894761  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h84412442__0.cpp"
T      4901  2894762  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15766  2894763  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10935  2894776  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       613  2894777  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       689  2894778  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       527  2894780  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T       613  2894782  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       711  2894795  1758242497   902003184  1758242497   902003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__pch.h"
T      3592  2894796  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1910  2894798  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_classes.mk"
T       790  2894799  1758242497   903003184  1758242497   903003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg.h"
T       485  2894800  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg__DepSet_hb66d5be2__0__Slow.cpp"
T       649  2894801  1758242497   904003184  1758242497   904003184 "/home/parallels/github/EECS-4201-project/project/pd0/verif/sim/verilator/test_pd/Vtop_constants_pkg__Slow.cpp"
>>>>>>> e2ce545 ( Included an output.txt file, this is the output of test_pd.sv)
S       893  2894693  1757557890   311005274  1757557890   307005274 "/home/parallels/github/EECS-4201-project/project/pd0/verif/tests/clockgen.sv"
S      4130  2884838  1758246068   398004887  1758246068   398004887 "/home/parallels/github/EECS-4201-project/project/pd0/verif/tests/test_pd.sv"
S  10751888  2130763  1757441676   168000280  1705136080           0 "/usr/bin/verilator_bin"
S      4942  2762763  1757441676   172000280  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
