git clone --depth 1 --no-tags https://github.com/IC-huanglc/xilinx_prj.git f:/verilog_sva_gh_scraper/data/full_repos/771339931
git clone --depth 1 --no-tags https://github.com/ziahmedshah/Inter_IntegratedCircuit-I2C.git f:/verilog_sva_gh_scraper/data/full_repos/768242991
git clone --depth 1 --no-tags https://github.com/wjdalswl-airair/Digital-logic-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/769920967
git clone --depth 1 --no-tags https://github.com/nthuyouwei/asoclab.git f:/verilog_sva_gh_scraper/data/full_repos/769616029
git clone --depth 1 --no-tags https://github.com/zhanqirui/LoongArch.git f:/verilog_sva_gh_scraper/data/full_repos/769463348
git clone --depth 1 --no-tags https://github.com/pedrothiag/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/772661837
git clone --depth 1 --no-tags https://github.com/BhattSoham/RISCV-HDP.git f:/verilog_sva_gh_scraper/data/full_repos/767876730
git clone --depth 1 --no-tags https://github.com/anotherAsad/AdvancedVLSIdesign.git f:/verilog_sva_gh_scraper/data/full_repos/767849662
git clone --depth 1 --no-tags https://github.com/gjabile/veriloghw5.git f:/verilog_sva_gh_scraper/data/full_repos/772576332
git clone --depth 1 --no-tags https://github.com/KOG2k2/Simple_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/772592729
git clone --depth 1 --no-tags https://github.com/ITI-Verilog-based-project/Convolution-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/770712355
git clone --depth 1 --no-tags https://github.com/chenjunhao0315/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/771044105
git clone --depth 1 --no-tags https://github.com/wei-en/DLab-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/770494452
git clone --depth 1 --no-tags https://github.com/ddavidqui/ELECTRONICA-DIGITAL1.git f:/verilog_sva_gh_scraper/data/full_repos/770429242
git clone --depth 1 --no-tags https://github.com/AhmadEbrahem1/RTL-to-GLS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git f:/verilog_sva_gh_scraper/data/full_repos/771202183
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2023_priliminary_Laser2.git f:/verilog_sva_gh_scraper/data/full_repos/771896994
git clone --depth 1 --no-tags https://github.com/giatsos15/Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/771605770
git clone --depth 1 --no-tags https://github.com/estamine/functions_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/770004550
git clone --depth 1 --no-tags https://github.com/hyesooklim/d-IBF-decoding-refinement.git f:/verilog_sva_gh_scraper/data/full_repos/771315480
git clone --depth 1 --no-tags https://github.com/alimahani/CTC_RoCC.git f:/verilog_sva_gh_scraper/data/full_repos/772263046
git clone --depth 1 --no-tags https://github.com/AddankiSaiRam/Project_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/767940829
git clone --depth 1 --no-tags https://github.com/4teven/MIPS---pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/768288113
git clone --depth 1 --no-tags https://github.com/p81sunshine/Tomasula.git f:/verilog_sva_gh_scraper/data/full_repos/768518169
git clone --depth 1 --no-tags https://github.com/xieninaroldan/Introduction-to-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/769045624
git clone --depth 1 --no-tags https://github.com/vaishnavam112/t-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/769674008
git clone --depth 1 --no-tags https://github.com/vaishnavam112/seven-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/769704147
git clone --depth 1 --no-tags https://github.com/AryanEmpire26/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/769492885
git clone --depth 1 --no-tags https://github.com/KiuQuy/caravel_Quy.git f:/verilog_sva_gh_scraper/data/full_repos/769529882
git clone --depth 1 --no-tags https://github.com/woutlyen/DDC-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/769941103
git clone --depth 1 --no-tags https://github.com/bvansh07/UART-to-PWM-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/769923128
git clone --depth 1 --no-tags https://github.com/daedeleus/sky130_ptv_ip_test.git f:/verilog_sva_gh_scraper/data/full_repos/768788695
git clone --depth 1 --no-tags https://github.com/ExplorerRay/2023-MSPI-fall.git f:/verilog_sva_gh_scraper/data/full_repos/770250914
git clone --depth 1 --no-tags https://github.com/sardaryandavid/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/768226384
git clone --depth 1 --no-tags https://github.com/Alphaspiderman/SEM-3---DSD.git f:/verilog_sva_gh_scraper/data/full_repos/771664326
git clone --depth 1 --no-tags https://github.com/THoangVN/VGA_v1.1.git f:/verilog_sva_gh_scraper/data/full_repos/770209544
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/Bound-Flasher.git f:/verilog_sva_gh_scraper/data/full_repos/771919904
git clone --depth 1 --no-tags https://github.com/mix-archive/fpga-ciphers.git f:/verilog_sva_gh_scraper/data/full_repos/771934293
git clone --depth 1 --no-tags https://github.com/gjabile/veriloghw3.git f:/verilog_sva_gh_scraper/data/full_repos/772038083
git clone --depth 1 --no-tags https://github.com/bwei551crazy/COMPSYS701_lab.git f:/verilog_sva_gh_scraper/data/full_repos/768964047
git clone --depth 1 --no-tags https://github.com/alimahani/CTC_PCIe_RIFFA.git f:/verilog_sva_gh_scraper/data/full_repos/772262871
git clone --depth 1 --no-tags https://github.com/ShuaiB-s-git-hub/FPGA_Class.git f:/verilog_sva_gh_scraper/data/full_repos/770217924
git clone --depth 1 --no-tags https://github.com/yanvithat/Matrix-Multiplier-RTL-to-GDSII.git f:/verilog_sva_gh_scraper/data/full_repos/772133194
git clone --depth 1 --no-tags https://github.com/AtaSoyuer/pinball_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/771779677
git clone --depth 1 --no-tags https://github.com/BreezeNoraTucker/CompArchProject1.git f:/verilog_sva_gh_scraper/data/full_repos/771582284
git clone --depth 1 --no-tags https://github.com/GoodKook/ETRI-0.5um-CMOS-MPW-Std-Cell-DK.git f:/verilog_sva_gh_scraper/data/full_repos/770291433
git clone --depth 1 --no-tags https://github.com/yyh-sjtu/FanoutSearch.git f:/verilog_sva_gh_scraper/data/full_repos/768052554
git clone --depth 1 --no-tags https://github.com/PeaShooter01/VerilogCPU.git f:/verilog_sva_gh_scraper/data/full_repos/768436357
git clone --depth 1 --no-tags https://github.com/heesang-chae/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/768585166
git clone --depth 1 --no-tags https://github.com/luna49/verilog-pong-game.git f:/verilog_sva_gh_scraper/data/full_repos/769393897
git clone --depth 1 --no-tags https://github.com/DymeTessor/TD.git f:/verilog_sva_gh_scraper/data/full_repos/769485795
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab06-Caches.git f:/verilog_sva_gh_scraper/data/full_repos/768891475
git clone --depth 1 --no-tags https://github.com/vaishnavam112/greatest-common-divisor.git f:/verilog_sva_gh_scraper/data/full_repos/769703505
git clone --depth 1 --no-tags https://github.com/vaishnavam112/booths-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/769702020
git clone --depth 1 --no-tags https://github.com/root309/core.git f:/verilog_sva_gh_scraper/data/full_repos/769774915
git clone --depth 1 --no-tags https://github.com/SuNsHiNe-75/HDL_hw2.git f:/verilog_sva_gh_scraper/data/full_repos/770163879
git clone --depth 1 --no-tags https://github.com/boboloiono/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/770239934
git clone --depth 1 --no-tags https://github.com/Dy-Zhang39/ARM-liked-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/770202349
git clone --depth 1 --no-tags https://github.com/CalvinJDP/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/770675569
git clone --depth 1 --no-tags https://github.com/shun6-6/FIFO_AND_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/771277942
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/771086683
git clone --depth 1 --no-tags https://github.com/Momen-Assaf/Advanced_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/771571647
git clone --depth 1 --no-tags https://github.com/TonyHo722/axil_axis.git f:/verilog_sva_gh_scraper/data/full_repos/772461683
git clone --depth 1 --no-tags https://github.com/Abraxas3d/OPV-HDL-Coder.git f:/verilog_sva_gh_scraper/data/full_repos/770019371
git clone --depth 1 --no-tags https://github.com/Korako2/Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/768817731
git clone --depth 1 --no-tags https://github.com/migs39/chessLab.git f:/verilog_sva_gh_scraper/data/full_repos/769855421
git clone --depth 1 --no-tags https://github.com/tarunkothuri/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/769662071
git clone --depth 1 --no-tags https://github.com/Robohrriday/VLSID-2023-ISPASS-Hrriday.git f:/verilog_sva_gh_scraper/data/full_repos/768276825
git clone --depth 1 --no-tags https://github.com/BatyaPng/ElbrusHW.git f:/verilog_sva_gh_scraper/data/full_repos/768524074
git clone --depth 1 --no-tags https://github.com/s07362022/HDL_System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/767974558
git clone --depth 1 --no-tags https://github.com/aratanov/hdl_zcu104.git f:/verilog_sva_gh_scraper/data/full_repos/768016263
git clone --depth 1 --no-tags https://github.com/vaishnavam112/verilog-operators-assign_statement_logic_gates.git f:/verilog_sva_gh_scraper/data/full_repos/768590269
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/boron.git f:/verilog_sva_gh_scraper/data/full_repos/768803540
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/verliog-project-3.git f:/verilog_sva_gh_scraper/data/full_repos/768801892
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2023_priliminary_Laser.git f:/verilog_sva_gh_scraper/data/full_repos/769122716
git clone --depth 1 --no-tags https://github.com/Hugina/Systolic-Array-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/768602813
git clone --depth 1 --no-tags https://github.com/hosein-mokarian/pan_tompkins_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/769022361
git clone --depth 1 --no-tags https://github.com/vaishnavam112/decoder-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/769668570
git clone --depth 1 --no-tags https://github.com/vaishnavam112/shift-register-siso.git f:/verilog_sva_gh_scraper/data/full_repos/769679541
git clone --depth 1 --no-tags https://github.com/yaodan-zhang/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/769728950
git clone --depth 1 --no-tags https://github.com/marinlopez/152b_final.git f:/verilog_sva_gh_scraper/data/full_repos/770699049
git clone --depth 1 --no-tags https://github.com/QSM-Ernesto/caravel_timer_demo.git f:/verilog_sva_gh_scraper/data/full_repos/771056956
git clone --depth 1 --no-tags https://github.com/mitrobge/bias_design_v1.git f:/verilog_sva_gh_scraper/data/full_repos/771461575
git clone --depth 1 --no-tags https://github.com/BasselYD/STM-Graduation-Project-2024.git f:/verilog_sva_gh_scraper/data/full_repos/768766929
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Linear-feedback-shift-register-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/770768953
git clone --depth 1 --no-tags https://github.com/AneetaP123/Simple-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/772032880
git clone --depth 1 --no-tags https://github.com/OliverBatteson/pongg.git f:/verilog_sva_gh_scraper/data/full_repos/772034313
git clone --depth 1 --no-tags https://github.com/Dhruvmthakkar/FPGA-Traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/771636358
git clone --depth 1 --no-tags https://github.com/hypertseng/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/772421026
git clone --depth 1 --no-tags https://github.com/JaeHWg/CMOD_A7_Stopwatch_Handson.git f:/verilog_sva_gh_scraper/data/full_repos/771983960
git clone --depth 1 --no-tags https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System.git f:/verilog_sva_gh_scraper/data/full_repos/771909475
git clone --depth 1 --no-tags https://github.com/dementev-dv/Counters.git f:/verilog_sva_gh_scraper/data/full_repos/772756610
git clone --depth 1 --no-tags https://github.com/JiangShitong/PL_IIC.git f:/verilog_sva_gh_scraper/data/full_repos/768337370
git clone --depth 1 --no-tags https://github.com/Amritchandar/RISCV_Core.git f:/verilog_sva_gh_scraper/data/full_repos/769270232
git clone --depth 1 --no-tags https://github.com/ChipsAchoy/Arqui-II-Proyecto-I.git f:/verilog_sva_gh_scraper/data/full_repos/770601067
git clone --depth 1 --no-tags https://github.com/kendeloslado/EER-RL-HM.git f:/verilog_sva_gh_scraper/data/full_repos/768547824
git clone --depth 1 --no-tags https://github.com/oktayogutcu/soc_imp.git f:/verilog_sva_gh_scraper/data/full_repos/769704331
git clone --depth 1 --no-tags https://github.com/mabdullah33347/Complete-Risc-v32I.git f:/verilog_sva_gh_scraper/data/full_repos/768219670
git clone --depth 1 --no-tags https://github.com/ikyoo-cso/test3.git f:/verilog_sva_gh_scraper/data/full_repos/768391498
git clone --depth 1 --no-tags https://github.com/Tanvir-yzu/Verilog-Language.git f:/verilog_sva_gh_scraper/data/full_repos/769255705
git clone --depth 1 --no-tags https://github.com/chithrar14/counterproject.git f:/verilog_sva_gh_scraper/data/full_repos/769141382
