INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.srcs/sources_1/imports/8051_logic/LUT_RAM_from_template02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_RAM_from_template
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.srcs/sources_1/imports/8051_logic/ROM4Kx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4kx8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.srcs/sources_1/imports/8051_logic/top_nosch_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.srcs/sources_1/imports/8051_logic/wiz_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wiz_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.srcs/sim_1/imports/8051_logic/toptest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhinav8/Downloads/Vivado+uVision_project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
