Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug  6 19:00:34 2023
| Host         : DESKTOP-P7CKL48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mips_processor_timing_summary_routed.rpt -pb mips_processor_timing_summary_routed.pb -rpx mips_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_processor
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    385         
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (385)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1561)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (385)
--------------------------
 There are 385 register/latch pins with no clock driven by root clock pin: clk_slow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1561)
---------------------------------------------------
 There are 1561 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.509        0.000                      0                  109        0.230        0.000                      0                  109        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.509        0.000                      0                  109        0.230        0.000                      0                  109        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 2.512ns (56.479%)  route 1.936ns (43.521%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.632     5.235    clk_i_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.478     5.713 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.848     6.561    counter_reg_n_0_[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.388 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[4]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.502    counter_reg[8]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.616    counter_reg[12]_i_2_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.730    counter_reg[16]_i_2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    counter_reg[20]_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.958    counter_reg[24]_i_2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.292 r  counter_reg[27]_i_5/O[1]
                         net (fo=1, routed)           1.087     9.379    counter_reg[27]_i_5_n_6
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.303     9.682 r  counter[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.682    counter[26]
    SLICE_X48Y99         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.514    14.937    clk_i_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.031    15.191    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.014ns (23.962%)  route 3.218ns (76.038%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.572     9.469    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.990    sevenSeg/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.014ns (23.962%)  route 3.218ns (76.038%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.572     9.469    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.990    sevenSeg/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.014ns (23.962%)  route 3.218ns (76.038%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.572     9.469    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.990    sevenSeg/anode_select_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.014ns (23.962%)  route 3.218ns (76.038%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.572     9.469    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X38Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.990    sevenSeg/anode_select_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.014ns (25.042%)  route 3.035ns (74.958%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.390     9.287    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.954    sevenSeg/anode_select_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.014ns (25.042%)  route 3.035ns (74.958%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.390     9.287    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.954    sevenSeg/anode_select_reg[5]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.014ns (25.042%)  route 3.035ns (74.958%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.390     9.287    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.954    sevenSeg/anode_select_reg[6]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 sevenSeg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.014ns (25.042%)  route 3.035ns (74.958%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    sevenSeg/CLK
    SLICE_X42Y94         FDRE                                         r  sevenSeg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518     5.756 f  sevenSeg/counter_reg[18]/Q
                         net (fo=2, routed)           0.822     6.578    sevenSeg/counter_reg_n_0_[18]
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.702 f  sevenSeg/counter[31]_i_11/O
                         net (fo=1, routed)           0.282     6.984    sevenSeg/counter[31]_i_11_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  sevenSeg/counter[31]_i_7/O
                         net (fo=1, routed)           0.810     7.918    sevenSeg/counter[31]_i_7_n_0
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.042 r  sevenSeg/counter[31]_i_4/O
                         net (fo=33, routed)          0.731     8.773    sevenSeg/counter[31]_i_4_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  sevenSeg/anode_select[7]_i_1/O
                         net (fo=8, routed)           0.390     9.287    sevenSeg/anode_select[7]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[7]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.954    sevenSeg/anode_select_reg[7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slow_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.828ns (19.799%)  route 3.354ns (80.201%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.238    clk_i_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[19]/Q
                         net (fo=2, routed)           1.064     6.758    counter_reg_n_0_[19]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.882 r  counter[27]_i_9/O
                         net (fo=1, routed)           0.808     7.690    counter[27]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  counter[27]_i_4/O
                         net (fo=28, routed)          1.482     9.296    counter[27]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.420 r  clk_slow_i_1/O
                         net (fo=1, routed)           0.000     9.420    clk_slow_i_1_n_0
    SLICE_X50Y95         FDCE                                         r  clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.934    clk_i_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clk_slow_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.077    15.234    clk_slow_reg
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.300%)  route 0.177ns (48.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  sevenSeg/anode_select_reg[5]/Q
                         net (fo=11, routed)          0.177     1.801    sevenSeg/Q[2]
    SLICE_X38Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.846 r  sevenSeg/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    sevenSeg/anode_select[0]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120     1.616    sevenSeg/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sevenSeg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.486    sevenSeg/CLK
    SLICE_X44Y92         FDRE                                         r  sevenSeg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  sevenSeg/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.812    sevenSeg/counter_reg_n_0_[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I0_O)        0.042     1.854 r  sevenSeg/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    sevenSeg/counter[0]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  sevenSeg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.837     2.002    sevenSeg/CLK
    SLICE_X44Y92         FDRE                                         r  sevenSeg/counter_reg[0]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.105     1.591    sevenSeg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.627%)  route 0.203ns (55.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.203     1.851    sevenSeg/anode_select[3]
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.070     1.566    sevenSeg/anode_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.031%)  route 0.192ns (53.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[0]/Q
                         net (fo=9, routed)           0.192     1.840    sevenSeg/Q[0]
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.052     1.535    sevenSeg/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.140%)  route 0.233ns (52.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.484    clk_i_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.882    counter_reg_n_0_[0]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.044     1.926 r  counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    counter[0]
    SLICE_X50Y95         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    clk_i_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.133     1.617    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.669%)  route 0.254ns (64.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  sevenSeg/anode_select_reg[5]/Q
                         net (fo=11, routed)          0.254     1.879    sevenSeg/Q[2]
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.070     1.553    sevenSeg/anode_select_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.234%)  route 0.271ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  sevenSeg/anode_select_reg[6]/Q
                         net (fo=11, routed)          0.271     1.895    sevenSeg/Q[3]
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[7]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.072     1.555    sevenSeg/anode_select_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.918%)  route 0.257ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[2]/Q
                         net (fo=7, routed)           0.257     1.905    sevenSeg/anode_select[2]
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.063     1.546    sevenSeg/anode_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 sevenSeg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/anode_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.139%)  route 0.278ns (62.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[1]/Q
                         net (fo=9, routed)           0.278     1.925    sevenSeg/anode_select[1]
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.835     2.000    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.063     1.546    sevenSeg/anode_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.237ns (44.335%)  route 0.298ns (55.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.485    clk_i_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.163     1.789    counter_reg_n_0_[4]
    SLICE_X48Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  counter[27]_i_3/O
                         net (fo=28, routed)          0.135     1.969    counter[27]_i_3_n_0
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.051     2.020 r  counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    counter[8]
    SLICE_X48Y95         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.837     2.002    clk_i_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.107     1.592    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clk_slow_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_slow_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_slow_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_slow_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_slow_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1568 Endpoints
Min Delay          1568 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0_control/IR/IR_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 4.383ns (36.396%)  route 7.660ns (63.604%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  M0_control/IR/IR_out_reg[2]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/IR/IR_out_reg[2]/Q
                         net (fo=40, routed)          2.599     3.055    sevenSeg/g0_b6_i_4_0[1]
    SLICE_X36Y85         LUT4 (Prop_lut4_I1_O)        0.124     3.179 r  sevenSeg/g0_b6_i_7/O
                         net (fo=1, routed)           0.280     3.459    sevenSeg/g0_b6_i_7_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.583 r  sevenSeg/g0_b6_i_3/O
                         net (fo=7, routed)           1.252     4.835    sevenSeg/switch_hex__4[2]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.959 r  sevenSeg/g0_b1/O
                         net (fo=1, routed)           3.530     8.488    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.044 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.044    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/IR/IR_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 4.641ns (38.751%)  route 7.335ns (61.249%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  M0_control/IR/IR_out_reg[1]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/IR/IR_out_reg[1]/Q
                         net (fo=70, routed)          2.406     2.862    M0_control/IR/Q[1]
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.152     3.014 r  M0_control/IR/g0_b6_i_6/O
                         net (fo=1, routed)           0.267     3.281    sevenSeg/g0_b6_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.332     3.613 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.281     4.894    sevenSeg/switch_hex__4[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     5.018 r  sevenSeg/g0_b0/O
                         net (fo=1, routed)           3.382     8.399    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.976 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.976    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/IR/IR_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.654ns  (logic 4.614ns (39.593%)  route 7.040ns (60.407%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  M0_control/IR/IR_out_reg[1]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/IR/IR_out_reg[1]/Q
                         net (fo=70, routed)          2.406     2.862    M0_control/IR/Q[1]
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.152     3.014 r  M0_control/IR/g0_b6_i_6/O
                         net (fo=1, routed)           0.267     3.281    sevenSeg/g0_b6_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.332     3.613 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.065     4.678    sevenSeg/switch_hex__4[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  sevenSeg/g0_b3/O
                         net (fo=1, routed)           3.302     8.104    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.654 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.654    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/IR/IR_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.404ns  (logic 4.598ns (40.315%)  route 6.807ns (59.685%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  M0_control/IR/IR_out_reg[1]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/IR/IR_out_reg[1]/Q
                         net (fo=70, routed)          2.406     2.862    M0_control/IR/Q[1]
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.152     3.014 r  M0_control/IR/g0_b6_i_6/O
                         net (fo=1, routed)           0.267     3.281    sevenSeg/g0_b6_1
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.332     3.613 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.276     4.889    sevenSeg/switch_hex__4[1]
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  sevenSeg/g0_b4/O
                         net (fo=1, routed)           2.858     7.871    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.404 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.404    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/PC/PC_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 4.719ns (42.276%)  route 6.444ns (57.724%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  M0_control/PC/PC_addr_reg[0]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/PC/PC_addr_reg[0]/Q
                         net (fo=10, routed)          1.174     1.630    sevenSeg/g0_b6_i_4_1[0]
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.152     1.782 r  sevenSeg/g0_b6_i_11/O
                         net (fo=1, routed)           0.810     2.592    sevenSeg/g0_b6_i_11_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.326     2.918 r  sevenSeg/g0_b6_i_5/O
                         net (fo=1, routed)           0.847     3.765    sevenSeg/g0_b6_i_5_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.889 r  sevenSeg/g0_b6_i_1/O
                         net (fo=7, routed)           1.012     4.902    sevenSeg/switch_hex__4[0]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.026 r  sevenSeg/g0_b6/O
                         net (fo=1, routed)           2.600     7.626    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.163 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.163    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/PC/PC_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.108ns  (logic 4.743ns (42.696%)  route 6.365ns (57.304%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  M0_control/PC/PC_addr_reg[0]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M0_control/PC/PC_addr_reg[0]/Q
                         net (fo=10, routed)          1.174     1.630    sevenSeg/g0_b6_i_4_1[0]
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.152     1.782 r  sevenSeg/g0_b6_i_11/O
                         net (fo=1, routed)           0.810     2.592    sevenSeg/g0_b6_i_11_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.326     2.918 r  sevenSeg/g0_b6_i_5/O
                         net (fo=1, routed)           0.847     3.765    sevenSeg/g0_b6_i_5_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.889 r  sevenSeg/g0_b6_i_1/O
                         net (fo=7, routed)           0.622     4.512    sevenSeg/switch_hex__4[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.636 r  sevenSeg/g0_b5/O
                         net (fo=1, routed)           2.912     7.547    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.108 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.108    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/PC/PC_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.000ns  (logic 4.675ns (42.499%)  route 6.325ns (57.501%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  M0_control/PC/PC_addr_reg[0]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  M0_control/PC/PC_addr_reg[0]/Q
                         net (fo=10, routed)          1.174     1.630    sevenSeg/g0_b6_i_4_1[0]
    SLICE_X39Y85         LUT4 (Prop_lut4_I1_O)        0.152     1.782 f  sevenSeg/g0_b6_i_11/O
                         net (fo=1, routed)           0.810     2.592    sevenSeg/g0_b6_i_11_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.326     2.918 f  sevenSeg/g0_b6_i_5/O
                         net (fo=1, routed)           0.847     3.765    sevenSeg/g0_b6_i_5_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.889 f  sevenSeg/g0_b6_i_1/O
                         net (fo=7, routed)           0.779     4.669    sevenSeg/switch_hex__4[0]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.124     4.793 r  sevenSeg/g0_b2/O
                         net (fo=1, routed)           2.714     7.507    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.000 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.000    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            M2_path/RF/reg_stack_reg[13][9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.699ns  (logic 1.631ns (15.245%)  route 9.068ns (84.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         5.563    10.699    M2_path/RF/p_0_in
    SLICE_X44Y81         FDCE                                         f  M2_path/RF/reg_stack_reg[13][9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            M2_path/RF/reg_stack_reg[12][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 1.631ns (15.428%)  route 8.941ns (84.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         5.436    10.572    M2_path/RF/p_0_in
    SLICE_X42Y78         FDCE                                         f  M2_path/RF/reg_stack_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            M2_path/RF/reg_stack_reg[12][10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 1.631ns (15.428%)  route 8.941ns (84.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         5.436    10.572    M2_path/RF/p_0_in
    SLICE_X42Y78         FDCE                                         f  M2_path/RF/reg_stack_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/Controller/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[5]/C
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[5]/Q
                         net (fo=1, routed)           0.114     0.255    M0_control/Controller/FSM_onehot_state_reg_n_0_[5]
    SLICE_X40Y83         FDCE                                         r  M0_control/Controller/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.194     0.335    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X37Y83         FDCE                                         r  M0_control/IR/IR_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.194     0.335    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y83         FDCE                                         r  M0_control/IR/IR_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.194     0.335    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y83         FDCE                                         r  M0_control/IR/IR_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.194     0.335    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y83         FDCE                                         r  M0_control/IR/IR_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.194     0.335    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y83         FDCE                                         r  M0_control/IR/IR_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M2_path/RF/reg_stack_reg[5][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M2_path/RF/Rp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.280ns (79.632%)  route 0.072ns (20.368%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE                         0.000     0.000 r  M2_path/RF/reg_stack_reg[5][9]/C
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M2_path/RF/reg_stack_reg[5][9]/Q
                         net (fo=2, routed)           0.072     0.213    M2_path/RF/reg_stack_reg[5][9]
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.258 r  M2_path/RF/Rp_data[9]_i_4/O
                         net (fo=1, routed)           0.000     0.258    M2_path/RF/Rp_data[9]_i_4_n_0
    SLICE_X44Y80         MUXF7 (Prop_muxf7_I0_O)      0.071     0.329 r  M2_path/RF/Rp_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.329    M2_path/RF/Rp_data_reg[9]_i_2_n_0
    SLICE_X44Y80         MUXF8 (Prop_muxf8_I0_O)      0.023     0.352 r  M2_path/RF/Rp_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.352    M2_path/RF/reg_stack[9]
    SLICE_X44Y80         FDRE                                         r  M2_path/RF/Rp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/Controller/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.812%)  route 0.213ns (60.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.213     0.354    M0_control/Controller/Q[0]
    SLICE_X40Y83         FDCE                                         r  M0_control/Controller/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.221     0.362    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y81         FDCE                                         r  M0_control/IR/IR_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0_control/Controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0_control/IR/IR_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.938%)  route 0.221ns (61.062%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE                         0.000     0.000 r  M0_control/Controller/FSM_onehot_state_reg[1]/C
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M0_control/Controller/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.221     0.362    M0_control/IR/PC_addr_reg[1][0]
    SLICE_X36Y81         FDCE                                         r  M0_control/IR/IR_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.355ns  (logic 4.733ns (38.313%)  route 7.621ns (61.687%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.683     9.006    sevenSeg/switch_hex__3_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  sevenSeg/g0_b6_i_3/O
                         net (fo=7, routed)           1.252    10.382    sevenSeg/switch_hex__4[2]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  sevenSeg/g0_b1/O
                         net (fo=1, routed)           3.530    14.036    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.591 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.591    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.255ns  (logic 4.755ns (38.799%)  route 7.500ns (61.201%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.681     9.005    sevenSeg/switch_hex__3_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.129 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.281    10.410    sevenSeg/switch_hex__4[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.534 r  sevenSeg/g0_b0/O
                         net (fo=1, routed)           3.382    13.915    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.492 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.492    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.933ns  (logic 4.728ns (39.623%)  route 7.205ns (60.377%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.681     9.005    sevenSeg/switch_hex__3_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.129 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.065    10.193    sevenSeg/switch_hex__4[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    10.317 r  sevenSeg/g0_b3/O
                         net (fo=1, routed)           3.302    13.619    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.170 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.170    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.683ns  (logic 4.712ns (40.328%)  route 6.972ns (59.672%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.681     9.005    sevenSeg/switch_hex__3_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.129 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           1.276    10.405    sevenSeg/switch_hex__4[1]
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.529 r  sevenSeg/g0_b4/O
                         net (fo=1, routed)           2.858    13.386    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.920 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.920    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.335ns  (logic 4.715ns (41.599%)  route 6.620ns (58.401%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.851     9.174    sevenSeg/switch_hex__3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.298 r  sevenSeg/g0_b6_i_1/O
                         net (fo=7, routed)           1.012    10.310    sevenSeg/switch_hex__4[0]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.434 r  sevenSeg/g0_b6/O
                         net (fo=1, routed)           2.600    13.035    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.572 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.572    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 4.739ns (41.868%)  route 6.580ns (58.132%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 r  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.681     9.005    sevenSeg/switch_hex__3_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.129 r  sevenSeg/g0_b6_i_2/O
                         net (fo=7, routed)           0.830     9.959    sevenSeg/switch_hex__4[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.083 r  sevenSeg/g0_b5/O
                         net (fo=1, routed)           2.912    12.994    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.555 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.555    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.172ns  (logic 4.671ns (41.809%)  route 6.501ns (58.191%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          1.314     7.007    sevenSeg/Q[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.146     7.153 r  sevenSeg/switch_hex__1/O
                         net (fo=1, routed)           0.842     7.995    sevenSeg/switch_hex__1_n_0
    SLICE_X35Y86         LUT4 (Prop_lut4_I2_O)        0.328     8.323 f  sevenSeg/switch_hex__3/O
                         net (fo=11, routed)          0.851     9.174    sevenSeg/switch_hex__3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.298 f  sevenSeg/g0_b6_i_1/O
                         net (fo=7, routed)           0.779    10.077    sevenSeg/switch_hex__4[0]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  sevenSeg/g0_b2/O
                         net (fo=1, routed)           2.714    12.916    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.409 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.409    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.098ns (45.024%)  route 5.003ns (54.976%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.693 f  sevenSeg/anode_select_reg[6]/Q
                         net (fo=11, routed)          1.065     6.758    sevenSeg/Q[3]
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.882 r  sevenSeg/disp_an_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.938    10.820    disp_an_o_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.337 r  disp_an_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.337    disp_an_o[6]
    K2                                                                r  disp_an_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.194ns (48.862%)  route 4.389ns (51.138%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          1.174     6.929    sevenSeg/anode_select[3]
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.053 r  sevenSeg/disp_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.215    10.268    disp_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.820 r  disp_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.820    disp_an_o[3]
    J14                                                               r  disp_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.216ns (50.426%)  route 4.145ns (49.574%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.237    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  sevenSeg/anode_select_reg[2]/Q
                         net (fo=7, routed)           1.067     6.822    sevenSeg/anode_select[2]
    SLICE_X31Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  sevenSeg/disp_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.078    10.024    disp_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.598 r  disp_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.598    disp_an_o[2]
    T9                                                                r  disp_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.403ns (55.178%)  route 1.140ns (44.822%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.318     1.966    sevenSeg/anode_select[3]
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.011 r  sevenSeg/g0_b2/O
                         net (fo=1, routed)           0.821     2.832    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.027 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.027    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.437ns (56.159%)  route 1.122ns (43.841%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  sevenSeg/anode_select_reg[4]/Q
                         net (fo=11, routed)          0.273     1.897    sevenSeg/Q[1]
    SLICE_X35Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  sevenSeg/disp_an_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.849     2.791    disp_an_o_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.042 r  disp_an_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.042    disp_an_o[4]
    P14                                                               r  disp_an_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.470ns (54.639%)  route 1.221ns (45.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.303     1.950    sevenSeg/anode_select[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.995 r  sevenSeg/g0_b5/O
                         net (fo=1, routed)           0.918     2.913    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.174 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.174    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.445ns (53.492%)  route 1.257ns (46.508%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sevenSeg/anode_select_reg[1]/Q
                         net (fo=9, routed)           0.239     1.886    sevenSeg/anode_select[1]
    SLICE_X35Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.931 r  sevenSeg/disp_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.018     2.949    disp_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.185 r  disp_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.185    disp_an_o[1]
    J18                                                               r  disp_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.503ns (54.818%)  route 1.239ns (45.182%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  sevenSeg/anode_select_reg[5]/Q
                         net (fo=11, routed)          0.243     1.867    sevenSeg/Q[2]
    SLICE_X37Y85         LUT1 (Prop_lut1_I0_O)        0.048     1.915 r  sevenSeg/disp_an_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.996     2.911    disp_an_o_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     4.226 r  disp_an_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.226    disp_an_o[5]
    T14                                                               r  disp_an_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.445ns (52.377%)  route 1.314ns (47.623%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sevenSeg/anode_select_reg[0]/Q
                         net (fo=9, routed)           0.412     2.059    sevenSeg/Q[0]
    SLICE_X35Y86         LUT1 (Prop_lut1_I0_O)        0.045     2.104 r  sevenSeg/disp_an_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.903     3.006    disp_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.243 r  disp_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.243    disp_an_o[0]
    J17                                                               r  disp_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.443ns (52.019%)  route 1.331ns (47.981%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.386     2.033    sevenSeg/anode_select[3]
    SLICE_X33Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.078 r  sevenSeg/g0_b4/O
                         net (fo=1, routed)           0.946     3.024    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.258 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.258    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.447ns (51.333%)  route 1.372ns (48.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.548     2.195    sevenSeg/anode_select[3]
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.240 r  sevenSeg/g0_b6/O
                         net (fo=1, routed)           0.824     3.064    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.302 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.302    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.460ns (50.385%)  route 1.438ns (49.615%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sevenSeg/anode_select_reg[3]/Q
                         net (fo=12, routed)          0.354     2.001    sevenSeg/anode_select[3]
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  sevenSeg/g0_b3/O
                         net (fo=1, routed)           1.084     3.130    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.381 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.381    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.484ns (51.150%)  route 1.417ns (48.850%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.483    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sevenSeg/anode_select_reg[2]/Q
                         net (fo=7, routed)           0.383     2.031    sevenSeg/anode_select[2]
    SLICE_X31Y84         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  sevenSeg/disp_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.034     3.109    disp_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.384 r  disp_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.384    disp_an_o[2]
    T9                                                                r  disp_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.631ns (21.797%)  route 5.852ns (78.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.347     7.483    sevenSeg/p_0_in
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.631ns (21.797%)  route 5.852ns (78.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.347     7.483    sevenSeg/p_0_in
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.631ns (21.797%)  route 5.852ns (78.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.347     7.483    sevenSeg/p_0_in
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X42Y89         FDRE                                         r  sevenSeg/counter_reg[3]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X38Y86         FDRE                                         r  sevenSeg/anode_select_reg[3]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[4]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[5]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            sevenSeg/anode_select_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.631ns (21.902%)  route 5.816ns (78.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           3.505     5.012    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.136 r  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         2.311     7.447    sevenSeg/p_0_in
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.936    sevenSeg/CLK
    SLICE_X39Y86         FDRE                                         r  sevenSeg/anode_select_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.390%)  route 1.757ns (84.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.256     2.077    p_0_in
    SLICE_X50Y99         FDCE                                         f  counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.836     2.001    clk_i_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  counter_reg[22]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.390%)  route 1.757ns (84.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.256     2.077    p_0_in
    SLICE_X50Y99         FDCE                                         f  counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.836     2.001    clk_i_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  counter_reg[25]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.320ns (15.370%)  route 1.760ns (84.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.259     2.079    p_0_in
    SLICE_X48Y99         FDCE                                         f  counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  counter_reg[23]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.320ns (15.370%)  route 1.760ns (84.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.259     2.079    p_0_in
    SLICE_X48Y99         FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  counter_reg[24]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.320ns (15.370%)  route 1.760ns (84.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.259     2.079    p_0_in
    SLICE_X48Y99         FDCE                                         f  counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  counter_reg[26]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.320ns (15.370%)  route 1.760ns (84.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.259     2.079    p_0_in
    SLICE_X48Y99         FDCE                                         f  counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  counter_reg[27]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.320ns (14.879%)  route 1.828ns (85.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.327     2.148    p_0_in
    SLICE_X48Y97         FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.320ns (14.879%)  route 1.828ns (85.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.327     2.148    p_0_in
    SLICE_X48Y97         FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.320ns (14.852%)  route 1.832ns (85.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.331     2.152    p_0_in
    SLICE_X48Y98         FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.320ns (14.852%)  route 1.832ns (85.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=3, routed)           1.501     1.775    M0_control/IR/rstn_i_IBUF
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  M0_control/IR/FSM_onehot_state[8]_i_2/O
                         net (fo=358, routed)         0.331     2.152    p_0_in
    SLICE_X48Y98         FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     2.003    clk_i_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  counter_reg[17]/C





