#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffca9537b0 .scope module, "RAM_tb" "RAM_tb" 2 1;
 .timescale 0 0;
v0x7fffca9681c0_0 .var "address", 4 0;
v0x7fffca9682a0_0 .var "clk", 0 0;
v0x7fffca968370_0 .var "dataIN", 31 0;
v0x7fffca968470_0 .net "dataOUT", 31 0, v0x7fffca967f30_0;  1 drivers
v0x7fffca968540_0 .var "readWrite", 0 0;
S_0x7fffca953930 .scope module, "u_RAM" "RAM" 2 8, 3 1 0, S_0x7fffca9537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 5 "address"
    .port_info 3 /INPUT 1 "readWrite"
    .port_info 4 /OUTPUT 32 "dataOUT"
v0x7fffca950d40 .array "RAM", 31 0, 31 0;
v0x7fffca950de0_0 .net "address", 4 0, v0x7fffca9681c0_0;  1 drivers
v0x7fffca967d80_0 .net "clk", 0 0, v0x7fffca9682a0_0;  1 drivers
v0x7fffca967e50_0 .net "dataIN", 31 0, v0x7fffca968370_0;  1 drivers
v0x7fffca967f30_0 .var "dataOUT", 31 0;
v0x7fffca968060_0 .net "readWrite", 0 0, v0x7fffca968540_0;  1 drivers
E_0x7fffca951b20 .event posedge, v0x7fffca967d80_0;
    .scope S_0x7fffca953930;
T_0 ;
    %wait E_0x7fffca951b20;
    %load/vec4 v0x7fffca968060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffca967e50_0;
    %load/vec4 v0x7fffca950de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffca950d40, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffca950de0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffca950d40, 4;
    %assign/vec4 v0x7fffca967f30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffca9537b0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fffca9682a0_0;
    %inv;
    %store/vec4 v0x7fffca9682a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffca9537b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca9682a0_0, 0, 1;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v0x7fffca968370_0, 0, 32;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7fffca9681c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fffca968370_0, 0, 32;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x7fffca9681c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x7fffca968370_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fffca9681c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 46, 0, 32;
    %store/vec4 v0x7fffca968370_0, 0, 32;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fffca9681c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fffca968370_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffca9681c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca968540_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffca9537b0;
T_3 ;
    %vpi_call 2 48 "$dumpfile", "./temp/ram.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffca9537b0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb/ram_tb.v";
    "./src/RAM.v";
