{"vcs1":{"timestamp_begin":1770244061.597945483, "rt":0.57, "ut":0.28, "st":0.18}}
{"vcselab":{"timestamp_begin":1770244062.334242466, "rt":0.61, "ut":0.45, "st":0.10}}
{"link":{"timestamp_begin":1770244063.082749202, "rt":0.84, "ut":0.37, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770244060.985353745}
{"VCS_COMP_START_TIME": 1770244060.985353745}
{"VCS_COMP_END_TIME": 1770244064.097116552}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 1542783}}
{"stitch_vcselab": {"peak_mem": 1542829}}
