{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488348830311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488348830322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:13:49 2017 " "Processing started: Tue Feb 28 23:13:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488348830322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348830322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C8_Project -c C8_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off C8_Project -c C8_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348830322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488348831045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488348831046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_Project-gbehaviour " "Found design unit 1: C8_Project-gbehaviour" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849592 ""} { "Info" "ISGN_ENTITY_NAME" "1 C8_Project " "Found entity 1: C8_Project" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348849592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file c8_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_types " "Found design unit 1: C8_types" {  } { { "C8_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348849598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file c8_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_math " "Found design unit 1: C8_math" {  } { { "C8_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8_math.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 C8_math-body " "Found design unit 2: C8_math-body" {  } { { "C8_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8_math.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348849604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file c8_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_constants " "Found design unit 1: C8_constants" {  } { { "C8_constants.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488348849609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488348849609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C8_Project " "Elaborating entity \"C8_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488348849753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIOC C8.vhd(30) " "VHDL Signal Declaration warning at C8.vhd(30): used implicit default value for signal \"SIOC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488348849979 "|C8_Project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TX C8.vhd(34) " "VHDL Signal Declaration warning at C8.vhd(34): used implicit default value for signal \"TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488348849979 "|C8_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_convolve C8.vhd(46) " "Verilog HDL or VHDL warning at C8.vhd(46): object \"x_convolve\" assigned a value but never read" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488348853186 "|C8_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_convolve C8.vhd(47) " "Verilog HDL or VHDL warning at C8.vhd(47): object \"y_convolve\" assigned a value but never read" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488348853294 "|C8_Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCLK C8.vhd(54) " "VHDL Process Statement warning at C8.vhd(54): inferring latch(es) for signal or variable \"MCLK\", which holds its previous value in one or more paths through the process" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1488348853433 "|C8_Project"}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "800 0 to 799 frame C8.vhd(82) " "VHDL assignment error at C8.vhd(82): index 800 is outside the range (0 to 799) of object \"frame\"" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/C8.vhd" 82 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488352458134 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488352466826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1179 " "Peak virtual memory: 1179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488352467512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 01 00:14:27 2017 " "Processing ended: Wed Mar 01 00:14:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488352467512 ""} { "Error" "EQEXE_ELAPSED_TIME" "01:00:38 " "Elapsed time: 01:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488352467512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "01:00:50 " "Total CPU time (on all processors): 01:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488352467512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488352467512 ""}
