
# Bit Manupulator Design Verification

The verification environment is setup using [Vyoma's UpTickPro](https://vyomasystems.com) provided for the hackathon.


![image](https://user-images.githubusercontent.com/96460492/182003869-434ea77e-57b7-4818-b6e3-d7c5a65e656f.png)


## Verification Environment


```
   0.01ns INFO     run_test failed
                     Traceback (most recent call last):
                       File "/workspace/challenges-padmaja118/level2_design/test_mkbitmanip.py", line 65, in run_test
                         assert dut_output == expected_mav_putvalue, error_message
                     AssertionError: Value mismatch DUT = 0x48023001 does not match MODEL = 0xa080484b
```
