Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 02:00:15 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       53          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.657        0.000                      0                  440        0.205        0.000                      0                  440        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.657        0.000                      0                  440        0.205        0.000                      0                  440        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][3]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][4]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][5]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][5]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[13][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.999ns (46.091%)  route 4.677ns (53.909%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.516    12.969    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  vga_inst/readAscii[13][6]_i_1/O
                         net (fo=7, routed)           0.718    13.811    vga_inst/readAscii[13][6]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vga_inst/readAscii_reg[13][6]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[13][6]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.999ns (46.189%)  route 4.659ns (53.811%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.514    12.967    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124    13.091 r  vga_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.702    13.793    vga_inst/readAscii[7][6]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.999ns (46.189%)  route 4.659ns (53.811%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.514    12.967    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124    13.091 r  vga_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.702    13.793    vga_inst/readAscii[7][6]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.999ns (46.189%)  route 4.659ns (53.811%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.614     5.135    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  vga_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 r  vga_inst/index_reg[3]/Q
                         net (fo=5, routed)           0.651     6.242    vga_inst/index_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.764 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.764    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.878    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.992    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.106    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.220    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.938     8.625    vga_inst/p_1_in[31]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.302     8.927 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.927    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.460 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.460    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.577    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.694    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.811    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 f  vga_inst/readAscii_reg[0][6]_i_36/O[2]
                         net (fo=1, routed)           0.816    10.866    vga_inst/readAscii_reg[0][6]_i_36_n_5
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301    11.167 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.403    11.570    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.694 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.635    12.329    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124    12.453 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.514    12.967    vga_inst/readAscii[0][6]_i_7_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124    13.091 r  vga_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.702    13.793    vga_inst/readAscii[7][6]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.429    14.770    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X10Y71         FDRE (Setup_fdre_C_R)       -0.524    14.469    vga_inst/readAscii_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.578     1.461    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.128     1.589 f  vga_inst/baud_sync_inst/en_sync_1_reg/Q
                         net (fo=2, routed)           0.069     1.658    vga_inst/baud_sync_inst/en_sync_1
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.099     1.757 r  vga_inst/baud_sync_inst/en2_i_1/O
                         net (fo=1, routed)           0.000     1.757    vga_inst/baud_sync_inst/en2_i_1_n_0
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.845     1.973    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/C
                         clock pessimism             -0.512     1.461    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.091     1.552    vga_inst/baud_sync_inst/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en_sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.578     1.461    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.128     1.589 r  vga_inst/baud_sync_inst/en_sync_1_reg/Q
                         net (fo=2, routed)           0.134     1.723    vga_inst/baud_sync_inst/en_sync_1
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.845     1.973    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_2_reg/C
                         clock pessimism             -0.512     1.461    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.012     1.473    vga_inst/baud_sync_inst/en_sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.705    baudrate_gen/counter_reg[27]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.705    baudrate_gen/counter_reg[31]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.875%)  route 0.211ns (53.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.592     1.475    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga_inst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.211     1.827    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[9]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  vga_inst/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga_inst/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X6Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.863     1.990    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.121     1.609    vga_inst/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    baudrate_gen/counter_reg[15]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    baudrate_gen/counter_reg[19]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[3]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[7]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.706    baudrate_gen/counter_reg[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.446ns  (logic 4.529ns (36.392%)  route 7.917ns (63.608%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.541    receiver/sel0[3]
    SLICE_X5Y65          LUT4 (Prop_lut4_I0_O)        0.153     3.694 r  receiver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.017     8.712    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.446 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.446    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.898ns  (logic 4.502ns (37.834%)  route 7.397ns (62.166%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.449     3.386    receiver/sel0[3]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.117     3.503 r  receiver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.652     8.156    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.743    11.898 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.898    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.890ns  (logic 4.301ns (36.175%)  route 7.589ns (63.825%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.541    receiver/sel0[3]
    SLICE_X5Y65          LUT4 (Prop_lut4_I0_O)        0.124     3.665 r  receiver/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.689     8.355    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.890 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.890    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.733ns  (logic 4.270ns (36.396%)  route 7.463ns (63.604%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.453     3.390    receiver/sel0[3]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.124     3.514 r  receiver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.714     8.229    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.733 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.733    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.598ns  (logic 4.503ns (38.824%)  route 7.095ns (61.176%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.453     3.390    receiver/sel0[3]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.119     3.509 r  receiver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.346     7.856    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.742    11.598 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.598    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 4.295ns (37.100%)  route 7.282ns (62.900%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          2.296     2.814    receiver/Q[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.449     3.386    receiver/sel0[3]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.124     3.510 r  receiver/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.538     8.048    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.577 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.577    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 5.023ns (44.088%)  route 6.371ns (55.912%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[5]/G
    SLICE_X5Y60          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[5]/Q
                         net (fo=1, routed)           1.197     1.930    vga_inst/rom1/rom_data[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124     2.054 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.054    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.295 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.058     3.353    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.298     3.651 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.057     4.708    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.832 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.058     7.891    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.394 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.394    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 5.015ns (44.052%)  route 6.370ns (55.948%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[5]/G
    SLICE_X5Y60          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[5]/Q
                         net (fo=1, routed)           1.197     1.930    vga_inst/rom1/rom_data[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124     2.054 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.054    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.295 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.058     3.353    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.298     3.651 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.057     4.708    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.832 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.057     7.890    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.385 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.385    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 4.898ns (43.309%)  route 6.412ns (56.691%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[5]/G
    SLICE_X5Y60          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[5]/Q
                         net (fo=1, routed)           1.197     1.930    vga_inst/rom1/rom_data[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124     2.054 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.054    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.295 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.058     3.353    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.298     3.651 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           4.157     7.808    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.311 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.311    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 5.275ns (46.793%)  route 5.998ns (53.207%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[5]/G
    SLICE_X5Y60          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 f  vga_inst/rom1/data_reg[5]/Q
                         net (fo=1, routed)           1.197     1.930    vga_inst/rom1/rom_data[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124     2.054 r  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.054    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I0_O)      0.241     2.295 r  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.005     3.300    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.298     3.598 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.052     4.650    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.152     4.802 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.744     7.546    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    11.273 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.273    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  en_reg/Q
                         net (fo=2, routed)           0.131     0.259    transmitter/en
    SLICE_X0Y68          FDRE                                         r  transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.406%)  route 0.128ns (47.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  data_in_reg[7]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[7]/Q
                         net (fo=2, routed)           0.128     0.269    transmitter/Q[7]
    SLICE_X1Y66          FDRE                                         r  transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[2]/Q
                         net (fo=2, routed)           0.122     0.286    transmitter/Q[2]
    SLICE_X2Y67          FDRE                                         r  transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enRead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  last_rec_reg/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  last_rec_reg/Q
                         net (fo=1, routed)           0.061     0.189    receiver/last_rec
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.099     0.288 r  receiver/enRead_i_1/O
                         net (fo=1, routed)           0.000     0.288    receiver_n_23
    SLICE_X0Y74          FDRE                                         r  enRead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  button/state_reg/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  button/state_reg/Q
                         net (fo=2, routed)           0.108     0.249    button/p_0_in[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  button/d_i_1/O
                         net (fo=1, routed)           0.000     0.294    button/d_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  button/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    receiver/last_bit
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    receiver/receiving_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    receiver/last_bit
    SLICE_X11Y74         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    receiver/received_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  transmitter/temp_reg[7]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.138     0.279    transmitter/data7
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.324    transmitter/bit_out_i_3_n_0
    SLICE_X1Y67          FDRE                                         r  transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.173%)  route 0.186ns (56.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  data_in_reg[4]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[4]/Q
                         net (fo=2, routed)           0.186     0.327    transmitter/Q[4]
    SLICE_X0Y67          FDRE                                         r  transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.055%)  route 0.186ns (56.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[0]/Q
                         net (fo=2, routed)           0.186     0.327    transmitter/Q[0]
    SLICE_X3Y67          FDRE                                         r  transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.223ns  (logic 5.999ns (42.177%)  route 8.224ns (57.823%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.679     7.243    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.299     7.542 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_515/O
                         net (fo=1, routed)           0.000     7.542    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_515_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.075 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_264/CO[3]
                         net (fo=1, routed)           0.000     8.075    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_264_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.329 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_93/CO[0]
                         net (fo=8, routed)           1.171     9.500    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_93_n_3
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.367     9.867 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_27/O
                         net (fo=5, routed)           0.890    10.757    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X8Y68          LUT6 (Prop_lut6_I1_O)        0.124    10.881 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           0.688    11.569    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.052    12.745    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.152    12.897 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.744    15.641    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    19.368 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.368    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.198ns  (logic 5.649ns (39.791%)  route 8.548ns (60.209%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.057    12.657    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.781 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.058    15.839    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.343 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.343    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.189ns  (logic 5.641ns (39.759%)  route 8.547ns (60.241%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.057    12.657    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.781 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.057    15.838    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.334 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.334    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.115ns  (logic 5.524ns (39.141%)  route 8.590ns (60.859%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           4.157    15.757    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.259 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.259    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.072ns  (logic 5.665ns (40.255%)  route 8.407ns (59.745%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.057    12.657    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.781 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.917    15.698    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.217 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.217    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.782ns  (logic 5.543ns (40.219%)  route 8.239ns (59.781%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.806    15.406    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.926 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.926    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.645ns  (logic 5.546ns (40.645%)  route 8.099ns (59.355%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.666    15.266    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.789 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.789    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.485ns  (logic 5.551ns (41.166%)  route 7.933ns (58.834%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.501    15.100    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.629 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.629    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.311ns  (logic 5.527ns (41.526%)  route 7.784ns (58.474%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.351    14.950    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.456 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.456    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.212ns  (logic 5.541ns (41.940%)  route 7.671ns (58.060%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          2.008     7.609    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477/O
                         net (fo=1, routed)           0.000     7.733    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_477_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.283 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.283    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_240_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.554 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=2, routed)           1.074     9.628    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.373    10.001 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=8, routed)           0.696    10.696    vga_inst/vga_sync_unit/d[14]_14
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.820 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           0.656    11.476    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.124    11.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.238    14.838    rgb_OBUF[4]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.357 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.357    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.274ns (64.286%)  route 0.152ns (35.714%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.587     1.470    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=15, routed)          0.152     1.786    vga_inst/rom1/rom_addr_next[2]
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  vga_inst/rom1/data_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     1.831    vga_inst/rom1/data_reg[6]_i_3_n_0
    SLICE_X4Y63          MUXF7 (Prop_muxf7_I1_O)      0.065     1.896 r  vga_inst/rom1/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    vga_inst/rom1/data_reg[6]_i_1_n_0
    SLICE_X4Y63          LDCE                                         r  vga_inst/rom1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.267ns (59.581%)  route 0.181ns (40.419%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.474    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=26, routed)          0.181     1.796    vga_inst/rom1/rom_addr_next[3]
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  vga_inst/rom1/data_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     1.841    vga_inst/rom1/data_reg[5]_i_6_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     1.903 r  vga_inst/rom1/data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.903    vga_inst/rom1/data_reg[5]_i_3_n_0
    SLICE_X5Y60          MUXF8 (Prop_muxf8_I1_O)      0.019     1.922 r  vga_inst/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.922    vga_inst/rom1/data_reg[5]_i_1_n_0
    SLICE_X5Y60          LDCE                                         r  vga_inst/rom1/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.209ns (34.073%)  route 0.404ns (65.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.587     1.470    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=15, routed)          0.243     1.877    vga_inst/rom1/rom_addr_next[2]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  vga_inst/rom1/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.161     2.084    vga_inst/rom1/data_reg[4]_i_1_n_0
    SLICE_X7Y61          LDCE                                         r  vga_inst/rom1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.254ns (37.832%)  route 0.417ns (62.168%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.555     1.438    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  vga_inst/rom1/rom_addr_next_reg[10]/Q
                         net (fo=9, routed)           0.417     2.020    vga_inst/rom1/rom_addr_next[10]
    SLICE_X10Y61         MUXF7 (Prop_muxf7_S_O)       0.090     2.110 r  vga_inst/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.110    vga_inst/rom1/data_reg[2]_i_1_n_0
    SLICE_X10Y61         LDCE                                         r  vga_inst/rom1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.209ns (26.617%)  route 0.576ns (73.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.555     1.438    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  vga_inst/rom1/rom_addr_next_reg[10]/Q
                         net (fo=9, routed)           0.382     1.984    vga_inst/rom1/rom_addr_next[10]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  vga_inst/rom1/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.195     2.223    vga_inst/rom1/data_reg[0]_i_1_n_0
    SLICE_X9Y61          LDCE                                         r  vga_inst/rom1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.209ns (26.787%)  route 0.571ns (73.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.587     1.470    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=15, routed)          0.247     1.881    vga_inst/rom1/rom_addr_next[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  vga_inst/rom1/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.324     2.250    vga_inst/rom1/data_reg[7]_i_1_n_0
    SLICE_X7Y61          LDCE                                         r  vga_inst/rom1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.209ns (20.059%)  route 0.833ns (79.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.555     1.438    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  vga_inst/rom1/rom_addr_next_reg[10]/Q
                         net (fo=9, routed)           0.554     2.157    vga_inst/rom1/rom_addr_next[10]
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.045     2.202 r  vga_inst/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.278     2.480    vga_inst/rom1/data_reg[1]_i_1_n_0
    SLICE_X9Y60          LDCE                                         r  vga_inst/rom1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.209ns (17.797%)  route 0.965ns (82.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.555     1.438    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  vga_inst/rom1/rom_addr_next_reg[10]/Q
                         net (fo=9, routed)           0.612     2.214    vga_inst/rom1/rom_addr_next[10]
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  vga_inst/rom1/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.353     2.613    vga_inst/rom1/data_reg[3]_i_1_n_0
    SLICE_X8Y61          LDCE                                         r  vga_inst/rom1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.339ns (69.013%)  route 0.601ns (30.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_inst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.601     2.219    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.417 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.345ns (65.903%)  route 0.696ns (34.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_inst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.696     2.313    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.518 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.712ns  (logic 1.700ns (19.518%)  route 7.012ns (80.482%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.332     8.712    vga_inst/baud_sync_inst_n_18
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496     4.837    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[10]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.712ns  (logic 1.700ns (19.518%)  route 7.012ns (80.482%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.332     8.712    vga_inst/baud_sync_inst_n_18
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496     4.837    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[11]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.712ns  (logic 1.700ns (19.518%)  route 7.012ns (80.482%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.332     8.712    vga_inst/baud_sync_inst_n_18
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496     4.837    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[12]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.712ns  (logic 1.700ns (19.518%)  route 7.012ns (80.482%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.332     8.712    vga_inst/baud_sync_inst_n_18
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496     4.837    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y69          FDSE                                         r  vga_inst/index_reg[9]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.388ns  (logic 1.700ns (20.272%)  route 6.688ns (79.728%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.008     8.388    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y70          FDSE                                         r  vga_inst/index_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498     4.839    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y70          FDSE                                         r  vga_inst/index_reg[13]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.388ns  (logic 1.700ns (20.272%)  route 6.688ns (79.728%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.008     8.388    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y70          FDSE                                         r  vga_inst/index_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498     4.839    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y70          FDSE                                         r  vga_inst/index_reg[14]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.700ns (20.522%)  route 6.586ns (79.478%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.906     8.286    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497     4.838    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[15]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.700ns (20.522%)  route 6.586ns (79.478%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.906     8.286    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497     4.838    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[16]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.700ns (20.522%)  route 6.586ns (79.478%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.906     8.286    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497     4.838    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[17]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.286ns  (logic 1.700ns (20.522%)  route 6.586ns (79.478%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.478     5.930    receiver/btnD_IBUF
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     6.054 r  receiver/index[31]_i_5/O
                         net (fo=32, routed)          1.202     7.256    vga_inst/baud_sync_inst/index_reg[3]_2
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.380 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.906     8.286    vga_inst/baud_sync_inst_n_18
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497     4.838    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  vga_inst/index_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE                         0.000     0.000 r  receiver/data_out_reg[5]/C
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[5]/Q
                         net (fo=24, routed)          0.139     0.280    vga_inst/D[5]
    SLICE_X7Y70          FDRE                                         r  vga_inst/readAscii_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.978    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  vga_inst/readAscii_reg[15][5]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.430%)  route 0.156ns (52.570%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  receiver/data_out_reg[2]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[2]/Q
                         net (fo=19, routed)          0.156     0.297    vga_inst/D[2]
    SLICE_X11Y70         FDRE                                         r  vga_inst/readAscii_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.950    vga_inst/clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  vga_inst/readAscii_reg[10][2]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE                         0.000     0.000 r  receiver/data_out_reg[4]/C
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/data_out_reg[4]/Q
                         net (fo=24, routed)          0.134     0.298    vga_inst/D[4]
    SLICE_X9Y69          FDRE                                         r  vga_inst/readAscii_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.823     1.951    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  vga_inst/readAscii_reg[12][4]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.215%)  route 0.139ns (45.785%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE                         0.000     0.000 r  receiver/data_out_reg[0]/C
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/data_out_reg[0]/Q
                         net (fo=19, routed)          0.139     0.303    vga_inst/D[0]
    SLICE_X9Y73          FDRE                                         r  vga_inst/readAscii_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.818     1.946    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  vga_inst/readAscii_reg[2][0]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.467%)  route 0.143ns (46.533%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          0.143     0.307    vga_inst/D[3]
    SLICE_X8Y73          FDRE                                         r  vga_inst/readAscii_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.818     1.946    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  vga_inst/readAscii_reg[2][3]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.700%)  route 0.174ns (55.300%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  receiver/data_out_reg[1]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[1]/Q
                         net (fo=23, routed)          0.174     0.315    vga_inst/D[1]
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  vga_inst/readAscii_reg[7][1]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.583%)  route 0.183ns (56.417%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  receiver/data_out_reg[2]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[2]/Q
                         net (fo=19, routed)          0.183     0.324    vga_inst/D[2]
    SLICE_X9Y69          FDRE                                         r  vga_inst/readAscii_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.823     1.951    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  vga_inst/readAscii_reg[12][2]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.803%)  route 0.205ns (59.197%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  receiver/data_out_reg[2]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[2]/Q
                         net (fo=19, routed)          0.205     0.346    vga_inst/D[2]
    SLICE_X8Y72          FDRE                                         r  vga_inst/readAscii_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.820     1.948    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  vga_inst/readAscii_reg[3][2]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.687%)  route 0.203ns (55.313%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/data_out_reg[3]/Q
                         net (fo=19, routed)          0.203     0.367    vga_inst/D[3]
    SLICE_X9Y74          FDRE                                         r  vga_inst/readAscii_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.817     1.945    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  vga_inst/readAscii_reg[3][3]/C

Slack:                    inf
  Source:                 receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.009%)  route 0.230ns (61.991%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  receiver/data_out_reg[2]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[2]/Q
                         net (fo=19, routed)          0.230     0.371    vga_inst/D[2]
    SLICE_X11Y71         FDRE                                         r  vga_inst/readAscii_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    vga_inst/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  vga_inst/readAscii_reg[8][2]/C





