// Seed: 1822472884
module module_0 (
    output supply0 id_0
    , id_10,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri id_8
);
  supply1 id_11 = 1'd0;
  wire id_12;
  wire id_13, id_14;
  initial assume (id_10);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_6 = id_1;
  assign id_6 = id_4;
  module_0(
      id_6, id_6, id_5, id_2, id_5, id_0, id_1, id_6, id_2
  );
endmodule
