<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='65' type='45'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2377' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp' l='159' u='r' c='_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='160' c='_ZL12getLibCallIDRKN4llvm15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS4_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='290' u='r' c='_ZL8getFPRegRKN4llvm14RISCVSubtargetE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='636' u='r' c='_ZNK4llvm18RISCVFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4174' u='r' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='92' u='r' c='_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='125' u='r'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='201' u='r' c='_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE'/>
