
`define DELAY_BITS 8 
`define BOOTSTRAP_INSTRS 6 

module st7920_driver (
    input wire sys_clk,
    input wire sys_rst_n_ms,
    output logic lcd_clk,  // This goes to the E pin
    output logic lcd_data,  // This goes to the R/W pin
    output logic [5:0] led
);
  logic [20:0] counter;
  int c2;
  logic rst;

  st7920_serial_driver driver(sys_clk, sys_rst_n_ms, memory, lcd_clk, lcd_data, led);

  logic write_ram;
  logic [7:0] data_in;
  logic [9:0] address;
  logic [7:0] data_out;

  mem_controller mc(sys_clk, write_ram, data_in, address, data_out);


  initial begin
      rst = 1;
      c2 = 0;
    $readmemb("image.bin", memory);
  end

  always_ff @(posedge sys_clk) begin
    if(counter[20] == 1) begin
        write <= 1;
        address <= c2[9:0];
        data_in <= 

        c2 <= (c2 + 1) % 1024;
        counter <= 0; 
    end else begin
        counter <= counter + 1;
    end
  end

endmodule

module mem_controller (
    input wire clk_in,
    input wire write,
    input wire [7:0] data_in,
    input wire [9:0] address,
    output logic [7:0] data_out
    );

    logic [7:0] memory[0:1023];

    initial begin
        $readmemb("image.bin", memory);
    end

    always_ff @(posedge clk_in) begin
       if (write) begin
            memory[address] <= data_in; 
       end else begin
            data_out <= memory[address];
       end
    end
    
endmodule
