TimeQuest Timing Analyzer report for Magic_Box
Fri Dec 25 13:15:36 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'AM'
 13. Slow 1200mV 85C Model Hold: 'AM'
 14. Slow 1200mV 85C Model Recovery: 'SET[4]'
 15. Slow 1200mV 85C Model Recovery: 'SET[1]'
 16. Slow 1200mV 85C Model Recovery: 'SET[3]'
 17. Slow 1200mV 85C Model Recovery: 'SET[0]'
 18. Slow 1200mV 85C Model Recovery: 'SET[2]'
 19. Slow 1200mV 85C Model Recovery: 'AM'
 20. Slow 1200mV 85C Model Removal: 'AM'
 21. Slow 1200mV 85C Model Removal: 'SET[2]'
 22. Slow 1200mV 85C Model Removal: 'SET[0]'
 23. Slow 1200mV 85C Model Removal: 'SET[3]'
 24. Slow 1200mV 85C Model Removal: 'SET[1]'
 25. Slow 1200mV 85C Model Removal: 'SET[4]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'AM'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'SET[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'SET[1]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'SET[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SET[3]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'SET[4]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 85C Model Metastability Report
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'AM'
 44. Slow 1200mV 0C Model Hold: 'AM'
 45. Slow 1200mV 0C Model Recovery: 'SET[4]'
 46. Slow 1200mV 0C Model Recovery: 'SET[1]'
 47. Slow 1200mV 0C Model Recovery: 'SET[3]'
 48. Slow 1200mV 0C Model Recovery: 'SET[0]'
 49. Slow 1200mV 0C Model Recovery: 'SET[2]'
 50. Slow 1200mV 0C Model Recovery: 'AM'
 51. Slow 1200mV 0C Model Removal: 'AM'
 52. Slow 1200mV 0C Model Removal: 'SET[2]'
 53. Slow 1200mV 0C Model Removal: 'SET[0]'
 54. Slow 1200mV 0C Model Removal: 'SET[3]'
 55. Slow 1200mV 0C Model Removal: 'SET[1]'
 56. Slow 1200mV 0C Model Removal: 'SET[4]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'AM'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'SET[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'SET[1]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'SET[2]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'SET[3]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'SET[4]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Slow 1200mV 0C Model Metastability Report
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'AM'
 74. Fast 1200mV 0C Model Hold: 'AM'
 75. Fast 1200mV 0C Model Recovery: 'SET[4]'
 76. Fast 1200mV 0C Model Recovery: 'SET[1]'
 77. Fast 1200mV 0C Model Recovery: 'SET[3]'
 78. Fast 1200mV 0C Model Recovery: 'SET[0]'
 79. Fast 1200mV 0C Model Recovery: 'SET[2]'
 80. Fast 1200mV 0C Model Recovery: 'AM'
 81. Fast 1200mV 0C Model Removal: 'AM'
 82. Fast 1200mV 0C Model Removal: 'SET[2]'
 83. Fast 1200mV 0C Model Removal: 'SET[0]'
 84. Fast 1200mV 0C Model Removal: 'SET[3]'
 85. Fast 1200mV 0C Model Removal: 'SET[1]'
 86. Fast 1200mV 0C Model Removal: 'SET[4]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'AM'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'SET[2]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'SET[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'SET[4]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'SET[3]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'SET[1]'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Fast 1200mV 0C Model Metastability Report
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Board Trace Model Assignments
104. Input Transition Times
105. Signal Integrity Metrics (Slow 1200mv 0c Model)
106. Signal Integrity Metrics (Slow 1200mv 85c Model)
107. Signal Integrity Metrics (Fast 1200mv 0c Model)
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                               ;
+--------------------+----------------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version ;
; Revision Name      ; Magic_Box                                                                  ;
; Device Family      ; Cyclone IV E                                                               ;
; Device Name        ; EP4CE115F29C7                                                              ;
; Timing Models      ; Final                                                                      ;
; Delay Model        ; Combined                                                                   ;
; Rise/Fall Delays   ; Enabled                                                                    ;
+--------------------+----------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; AM         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AM }     ;
; SET[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SET[0] } ;
; SET[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SET[1] } ;
; SET[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SET[2] } ;
; SET[3]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SET[3] } ;
; SET[4]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SET[4] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 295.07 MHz ; 250.0 MHz       ; AM         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; AM    ; -2.389 ; -13.936            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; AM    ; -0.139 ; -0.139            ;
+-------+--------+-------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; SET[4] ; -1.544 ; -1.544               ;
; SET[1] ; -1.486 ; -1.486               ;
; SET[3] ; -1.399 ; -1.399               ;
; SET[0] ; -1.230 ; -1.230               ;
; SET[2] ; -1.159 ; -1.159               ;
; AM     ; -0.867 ; -0.867               ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; AM     ; 1.369 ; 0.000                ;
; SET[2] ; 1.539 ; 0.000                ;
; SET[0] ; 1.635 ; 0.000                ;
; SET[3] ; 1.809 ; 0.000                ;
; SET[1] ; 1.901 ; 0.000                ;
; SET[4] ; 1.970 ; 0.000                ;
+--------+-------+----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; AM     ; -3.000 ; -10.710                         ;
; SET[0] ; -3.000 ; -4.285                          ;
; SET[1] ; -3.000 ; -4.285                          ;
; SET[2] ; -3.000 ; -4.285                          ;
; SET[3] ; -3.000 ; -4.285                          ;
; SET[4] ; -3.000 ; -4.285                          ;
+--------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AM'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.389 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.305      ;
; -2.389 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.305      ;
; -2.389 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.305      ;
; -2.389 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.305      ;
; -2.389 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.305      ;
; -2.367 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.283      ;
; -2.367 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.283      ;
; -2.367 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.283      ;
; -2.367 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.283      ;
; -2.367 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.283      ;
; -2.208 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.124      ;
; -2.208 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.124      ;
; -2.208 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.124      ;
; -2.208 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.124      ;
; -2.208 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.124      ;
; -2.188 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 3.353      ;
; -2.188 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 3.353      ;
; -2.188 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 3.353      ;
; -2.188 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 3.353      ;
; -2.188 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 3.353      ;
; -2.143 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.059      ;
; -2.143 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.059      ;
; -2.143 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.059      ;
; -2.143 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.059      ;
; -2.143 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.082     ; 3.059      ;
; -1.991 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.082     ; 2.907      ;
; -1.969 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.082     ; 2.885      ;
; -1.931 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 3.208      ;
; -1.931 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 3.208      ;
; -1.931 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 3.208      ;
; -1.931 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 3.208      ;
; -1.931 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 3.208      ;
; -1.831 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.082     ; 2.747      ;
; -1.831 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.082     ; 2.747      ;
; -1.831 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.082     ; 2.747      ;
; -1.831 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.082     ; 2.747      ;
; -1.831 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.082     ; 2.747      ;
; -1.810 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.082     ; 2.726      ;
; -1.795 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.737      ;
; -1.795 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.737      ;
; -1.795 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.737      ;
; -1.795 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.737      ;
; -1.795 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.737      ;
; -1.790 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 1.000        ; 0.177      ; 2.955      ;
; -1.735 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.082     ; 2.651      ;
; -1.700 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.711      ;
; -1.700 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.711      ;
; -1.700 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.711      ;
; -1.700 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.711      ;
; -1.700 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.711      ;
; -1.657 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 3.034      ;
; -1.657 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 3.034      ;
; -1.657 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 3.034      ;
; -1.657 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 3.034      ;
; -1.657 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 3.034      ;
; -1.532 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 1.000        ; 0.289      ; 2.809      ;
; -1.433 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.082     ; 2.349      ;
; -1.387 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 1.000        ; -0.046     ; 2.329      ;
; -1.249 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 1.000        ; 0.389      ; 2.626      ;
; -1.016 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 1.000        ; 0.023      ; 2.027      ;
; -0.104 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.500        ; 2.995      ; 3.597      ;
; -0.104 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.500        ; 2.995      ; 3.597      ;
; -0.104 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.500        ; 2.995      ; 3.597      ;
; -0.104 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.500        ; 2.995      ; 3.597      ;
; -0.104 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.500        ; 2.995      ; 3.597      ;
; 0.098  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.500        ; 2.995      ; 3.395      ;
; 0.538  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; 2.995      ; 3.455      ;
; 0.538  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; 2.995      ; 3.455      ;
; 0.538  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; 2.995      ; 3.455      ;
; 0.538  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; 2.995      ; 3.455      ;
; 0.538  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; 2.995      ; 3.455      ;
; 0.716  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; 2.995      ; 3.277      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AM'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.139 ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 3.108      ; 3.155      ;
; 0.021  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 3.109      ; 3.316      ;
; 0.021  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 3.109      ; 3.316      ;
; 0.021  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 3.109      ; 3.316      ;
; 0.021  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 3.109      ; 3.316      ;
; 0.021  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 3.109      ; 3.316      ;
; 0.445  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; -0.500       ; 3.108      ; 3.259      ;
; 0.587  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; -0.500       ; 3.109      ; 3.402      ;
; 0.587  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; -0.500       ; 3.109      ; 3.402      ;
; 0.587  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; -0.500       ; 3.109      ; 3.402      ;
; 0.587  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; -0.500       ; 3.109      ; 3.402      ;
; 0.587  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; -0.500       ; 3.109      ; 3.402      ;
; 0.671  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.082      ; 0.939      ;
; 0.672  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.082      ; 0.940      ;
; 0.705  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.082      ; 0.973      ;
; 0.822  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.090      ;
; 0.989  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.257      ;
; 0.999  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.267      ;
; 1.004  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.272      ;
; 1.013  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.281      ;
; 1.018  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.286      ;
; 1.084  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.352      ;
; 1.139  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.407      ;
; 1.140  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.408      ;
; 1.144  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.412      ;
; 1.259  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.527      ;
; 1.266  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.082      ; 1.534      ;
; 1.304  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.081      ; 1.571      ;
; 1.461  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 0.000        ; 0.252      ; 1.929      ;
; 1.666  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 0.000        ; 0.603      ; 2.485      ;
; 1.725  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 0.000        ; 0.604      ; 2.545      ;
; 1.725  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 0.000        ; 0.604      ; 2.545      ;
; 1.725  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 0.000        ; 0.604      ; 2.545      ;
; 1.725  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 0.000        ; 0.604      ; 2.545      ;
; 1.725  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 0.000        ; 0.604      ; 2.545      ;
; 1.730  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 0.000        ; 0.203      ; 2.149      ;
; 1.806  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 0.000        ; 0.509      ; 2.531      ;
; 1.806  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 0.000        ; 0.509      ; 2.531      ;
; 1.806  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 0.000        ; 0.509      ; 2.531      ;
; 1.806  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 0.000        ; 0.509      ; 2.531      ;
; 1.806  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 0.000        ; 0.509      ; 2.531      ;
; 1.816  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 0.000        ; 0.204      ; 2.236      ;
; 1.816  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 0.000        ; 0.204      ; 2.236      ;
; 1.816  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 0.000        ; 0.204      ; 2.236      ;
; 1.816  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 0.000        ; 0.204      ; 2.236      ;
; 1.816  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 0.000        ; 0.204      ; 2.236      ;
; 1.933  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 0.000        ; 0.508      ; 2.657      ;
; 1.962  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 0.000        ; 0.253      ; 2.431      ;
; 1.962  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 0.000        ; 0.253      ; 2.431      ;
; 1.962  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 0.000        ; 0.253      ; 2.431      ;
; 1.962  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 0.000        ; 0.253      ; 2.431      ;
; 1.962  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 0.000        ; 0.253      ; 2.431      ;
; 2.120  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.081      ; 2.387      ;
; 2.124  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.081      ; 2.391      ;
; 2.175  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 0.000        ; 0.400      ; 2.791      ;
; 2.179  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.447      ;
; 2.183  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.451      ;
; 2.183  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.451      ;
; 2.234  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 0.000        ; 0.401      ; 2.851      ;
; 2.234  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 0.000        ; 0.401      ; 2.851      ;
; 2.234  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 0.000        ; 0.401      ; 2.851      ;
; 2.234  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 0.000        ; 0.401      ; 2.851      ;
; 2.234  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 0.000        ; 0.401      ; 2.851      ;
; 2.243  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.081      ; 2.510      ;
; 2.248  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.081      ; 2.515      ;
; 2.302  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.570      ;
; 2.302  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.570      ;
; 2.302  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.570      ;
; 2.302  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.570      ;
; 2.307  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.575      ;
; 2.307  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.575      ;
; 2.307  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.082      ; 2.575      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SET[4]'                                                                             ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.544 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 1.000        ; -0.400     ; 2.132      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SET[1]'                                                                             ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.486 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 1.000        ; -0.508     ; 1.966      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SET[3]'                                                                             ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.399 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 1.000        ; -0.603     ; 1.784      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SET[0]'                                                                             ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.230 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 1.000        ; -0.252     ; 1.966      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SET[2]'                                                                             ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.159 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 1.000        ; -0.203     ; 1.944      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'AM'                                                                   ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.867 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 1.000        ; -0.081     ; 1.784      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'AM'                                                                   ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.369 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 0.000        ; 0.081      ; 1.636      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SET[2]'                                                                             ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.539 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 0.000        ; 0.046      ; 1.801      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SET[0]'                                                                             ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.635 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 0.000        ; -0.023     ; 1.828      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SET[3]'                                                                             ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.809 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 0.000        ; -0.389     ; 1.636      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SET[1]'                                                                             ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.901 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 0.000        ; -0.289     ; 1.828      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SET[4]'                                                                             ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.970 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 0.000        ; -0.177     ; 2.009      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AM'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AM    ; Rise       ; AM                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|o                                                                                         ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|o                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SET[0]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[0] ; Rise       ; SET[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|o               ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SET[1]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[1] ; Rise       ; SET[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|o               ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SET[2]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[2] ; Rise       ; SET[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|o               ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SET[3]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[3] ; Rise       ; SET[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|o               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SET[4]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[4] ; Rise       ; SET[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|o               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM        ; AM         ; 0.442 ; 0.584 ; Rise       ; AM              ;
; CLS       ; AM         ; 2.095 ; 2.453 ; Rise       ; AM              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AM        ; AM         ; 0.139  ; 0.035  ; Rise       ; AM              ;
; CLS       ; AM         ; -1.490 ; -1.856 ; Rise       ; AM              ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 10.032 ; 9.990 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 7.153  ; 7.153 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 7.061  ; 7.069 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 7.145  ; 7.153 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 7.153  ; 7.139 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 6.949  ; 6.958 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 6.989  ; 6.992 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 9.448  ; 9.437 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 7.600  ; 7.790 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 6.918  ; 6.698 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 8.515  ; 8.420 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 7.066  ; 7.059 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 7.066  ; 7.059 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 9.029  ; 8.936 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 6.799  ; 6.785 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 6.799  ; 6.785 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 8.893  ; 8.755 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 7.042  ; 7.050 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 7.042  ; 7.050 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 8.755  ; 8.651 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 7.070  ; 7.037 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 7.070  ; 7.037 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 9.253  ; 9.194 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 7.222  ; 7.213 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 7.222  ; 7.213 ; Rise       ; SET[4]          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 7.400 ; 7.590 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 6.712 ; 6.719 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 6.824 ; 6.831 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 6.905 ; 6.911 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 6.911 ; 6.896 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 6.712 ; 6.719 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 6.750 ; 6.751 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 6.666 ; 6.463 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 7.400 ; 7.590 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 6.666 ; 6.463 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 8.192 ; 8.114 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 6.821 ; 6.813 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 6.821 ; 6.813 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 8.692 ; 8.565 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 6.565 ; 6.550 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 6.565 ; 6.550 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 8.488 ; 8.362 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 6.780 ; 6.787 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 6.780 ; 6.787 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 8.397 ; 8.304 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 6.826 ; 6.794 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 6.826 ; 6.794 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 8.906 ; 8.812 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 6.971 ; 6.962 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 6.971 ; 6.962 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 326.58 MHz ; 250.0 MHz       ; AM         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; AM    ; -2.062 ; -12.007           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; AM    ; -0.099 ; -0.099           ;
+-------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; SET[4] ; -1.208 ; -1.208              ;
; SET[1] ; -1.162 ; -1.162              ;
; SET[3] ; -1.094 ; -1.094              ;
; SET[0] ; -0.931 ; -0.931              ;
; SET[2] ; -0.869 ; -0.869              ;
; AM     ; -0.685 ; -0.685              ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; AM     ; 1.244 ; 0.000               ;
; SET[2] ; 1.331 ; 0.000               ;
; SET[0] ; 1.414 ; 0.000               ;
; SET[3] ; 1.565 ; 0.000               ;
; SET[1] ; 1.653 ; 0.000               ;
; SET[4] ; 1.712 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; AM     ; -3.000 ; -10.710                        ;
; SET[0] ; -3.000 ; -4.285                         ;
; SET[1] ; -3.000 ; -4.285                         ;
; SET[2] ; -3.000 ; -4.285                         ;
; SET[3] ; -3.000 ; -4.285                         ;
; SET[4] ; -3.000 ; -4.285                         ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AM'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.062 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.988      ;
; -2.062 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.988      ;
; -2.062 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.988      ;
; -2.062 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.988      ;
; -2.062 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.988      ;
; -2.042 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.968      ;
; -2.009 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 1.000        ; 0.074      ; 3.072      ;
; -2.009 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 1.000        ; 0.074      ; 3.072      ;
; -2.009 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 1.000        ; 0.074      ; 3.072      ;
; -2.009 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 1.000        ; 0.074      ; 3.072      ;
; -2.009 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 1.000        ; 0.074      ; 3.072      ;
; -1.902 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.828      ;
; -1.902 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.828      ;
; -1.902 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.828      ;
; -1.902 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.828      ;
; -1.902 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.828      ;
; -1.880 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.806      ;
; -1.880 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.806      ;
; -1.800 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 1.000        ; 0.181      ; 2.970      ;
; -1.800 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 1.000        ; 0.181      ; 2.970      ;
; -1.800 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 1.000        ; 0.181      ; 2.970      ;
; -1.800 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 1.000        ; 0.181      ; 2.970      ;
; -1.800 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 1.000        ; 0.181      ; 2.970      ;
; -1.697 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.074     ; 2.622      ;
; -1.677 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.074     ; 2.602      ;
; -1.647 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 1.000        ; -0.118     ; 2.518      ;
; -1.647 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 1.000        ; -0.118     ; 2.518      ;
; -1.647 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 1.000        ; -0.118     ; 2.518      ;
; -1.647 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 1.000        ; -0.118     ; 2.518      ;
; -1.647 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 1.000        ; -0.118     ; 2.518      ;
; -1.631 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 1.000        ; 0.073      ; 2.693      ;
; -1.612 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.538      ;
; -1.612 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.538      ;
; -1.612 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.538      ;
; -1.612 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.538      ;
; -1.612 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.073     ; 2.538      ;
; -1.590 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 1.000        ; -0.058     ; 2.521      ;
; -1.590 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 1.000        ; -0.058     ; 2.521      ;
; -1.590 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 1.000        ; -0.058     ; 2.521      ;
; -1.590 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 1.000        ; -0.058     ; 2.521      ;
; -1.590 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 1.000        ; -0.058     ; 2.521      ;
; -1.537 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.074     ; 2.462      ;
; -1.510 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 1.000        ; 0.279      ; 2.778      ;
; -1.510 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 1.000        ; 0.279      ; 2.778      ;
; -1.510 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 1.000        ; 0.279      ; 2.778      ;
; -1.510 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 1.000        ; 0.279      ; 2.778      ;
; -1.510 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 1.000        ; 0.279      ; 2.778      ;
; -1.502 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.074     ; 2.427      ;
; -1.422 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 1.000        ; 0.180      ; 2.591      ;
; -1.269 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 1.000        ; -0.119     ; 2.139      ;
; -1.234 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.074     ; 2.159      ;
; -1.132 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 1.000        ; 0.278      ; 2.399      ;
; -0.950 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 1.000        ; -0.059     ; 1.880      ;
; -0.125 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.500        ; 2.725      ; 3.349      ;
; -0.125 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.500        ; 2.725      ; 3.349      ;
; -0.125 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.500        ; 2.725      ; 3.349      ;
; -0.125 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.500        ; 2.725      ; 3.349      ;
; -0.125 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.500        ; 2.725      ; 3.349      ;
; 0.053  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.500        ; 2.724      ; 3.170      ;
; 0.551  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; 2.725      ; 3.173      ;
; 0.551  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; 2.725      ; 3.173      ;
; 0.551  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; 2.725      ; 3.173      ;
; 0.551  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; 2.725      ; 3.173      ;
; 0.551  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; 2.725      ; 3.173      ;
; 0.718  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; 2.724      ; 3.005      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AM'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.099 ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 2.825      ; 2.897      ;
; 0.042  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 2.826      ; 3.039      ;
; 0.042  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 2.826      ; 3.039      ;
; 0.042  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 2.826      ; 3.039      ;
; 0.042  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 2.826      ; 3.039      ;
; 0.042  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 2.826      ; 3.039      ;
; 0.528  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; -0.500       ; 2.825      ; 3.044      ;
; 0.614  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.073      ; 0.858      ;
; 0.615  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.073      ; 0.859      ;
; 0.644  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.073      ; 0.888      ;
; 0.646  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; -0.500       ; 2.826      ; 3.163      ;
; 0.646  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; -0.500       ; 2.826      ; 3.163      ;
; 0.646  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; -0.500       ; 2.826      ; 3.163      ;
; 0.646  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; -0.500       ; 2.826      ; 3.163      ;
; 0.646  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; -0.500       ; 2.826      ; 3.163      ;
; 0.761  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.005      ;
; 0.901  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.145      ;
; 0.902  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.146      ;
; 0.913  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.157      ;
; 0.913  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.157      ;
; 0.924  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.168      ;
; 0.974  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.218      ;
; 1.023  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.267      ;
; 1.034  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.278      ;
; 1.047  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.291      ;
; 1.122  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.366      ;
; 1.157  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.073      ; 1.401      ;
; 1.204  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.072      ; 1.447      ;
; 1.403  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 0.000        ; 0.148      ; 1.752      ;
; 1.599  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 0.000        ; 0.472      ; 2.272      ;
; 1.639  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 0.000        ; 0.109      ; 1.949      ;
; 1.672  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 0.000        ; 0.473      ; 2.346      ;
; 1.672  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 0.000        ; 0.473      ; 2.346      ;
; 1.672  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 0.000        ; 0.473      ; 2.346      ;
; 1.672  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 0.000        ; 0.473      ; 2.346      ;
; 1.672  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 0.000        ; 0.473      ; 2.346      ;
; 1.722  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 0.000        ; 0.380      ; 2.303      ;
; 1.722  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 0.000        ; 0.380      ; 2.303      ;
; 1.722  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 0.000        ; 0.380      ; 2.303      ;
; 1.722  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 0.000        ; 0.380      ; 2.303      ;
; 1.722  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 0.000        ; 0.380      ; 2.303      ;
; 1.744  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 0.000        ; 0.110      ; 2.055      ;
; 1.744  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 0.000        ; 0.110      ; 2.055      ;
; 1.744  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 0.000        ; 0.110      ; 2.055      ;
; 1.744  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 0.000        ; 0.110      ; 2.055      ;
; 1.744  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 0.000        ; 0.110      ; 2.055      ;
; 1.855  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 0.000        ; 0.379      ; 2.435      ;
; 1.870  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 0.000        ; 0.149      ; 2.220      ;
; 1.870  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 0.000        ; 0.149      ; 2.220      ;
; 1.870  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 0.000        ; 0.149      ; 2.220      ;
; 1.870  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 0.000        ; 0.149      ; 2.220      ;
; 1.870  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 0.000        ; 0.149      ; 2.220      ;
; 1.940  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.072      ; 2.183      ;
; 1.958  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.072      ; 2.201      ;
; 2.000  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.244      ;
; 2.003  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.247      ;
; 2.003  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.247      ;
; 2.065  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.072      ; 2.308      ;
; 2.070  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.072      ; 2.313      ;
; 2.086  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 0.000        ; 0.276      ; 2.563      ;
; 2.110  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.354      ;
; 2.110  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.354      ;
; 2.110  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.354      ;
; 2.110  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.354      ;
; 2.115  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.359      ;
; 2.115  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.359      ;
; 2.115  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.073      ; 2.359      ;
; 2.132  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 0.000        ; 0.277      ; 2.610      ;
; 2.132  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 0.000        ; 0.277      ; 2.610      ;
; 2.132  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 0.000        ; 0.277      ; 2.610      ;
; 2.132  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 0.000        ; 0.277      ; 2.610      ;
; 2.132  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 0.000        ; 0.277      ; 2.610      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SET[4]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.208 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 1.000        ; -0.276     ; 1.921      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SET[1]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.162 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 1.000        ; -0.379     ; 1.772      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SET[3]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.094 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 1.000        ; -0.472     ; 1.611      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SET[0]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.931 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 1.000        ; -0.148     ; 1.772      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SET[2]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.869 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 1.000        ; -0.109     ; 1.749      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'AM'                                                                    ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.685 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 1.000        ; -0.073     ; 1.611      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'AM'                                                                    ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.244 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 0.000        ; 0.073      ; 1.488      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SET[2]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.331 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 0.000        ; 0.119      ; 1.651      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SET[0]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.414 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 0.000        ; 0.059      ; 1.674      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SET[3]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.565 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 0.000        ; -0.278     ; 1.488      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SET[1]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.653 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 0.000        ; -0.180     ; 1.674      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SET[4]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.712 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 0.000        ; -0.073     ; 1.840      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AM'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AM    ; Rise       ; AM                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|o                                                                                         ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|o                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SET[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[0] ; Rise       ; SET[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.265  ; 0.483        ; 0.218          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.328  ; 0.514        ; 0.186          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|o               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SET[1]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[1] ; Rise       ; SET[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.391  ; 0.577        ; 0.186          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|o               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SET[2]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[2] ; Rise       ; SET[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|o               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SET[3]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[3] ; Rise       ; SET[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.333  ; 0.519        ; 0.186          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|o               ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SET[4]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[4] ; Rise       ; SET[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.382  ; 0.568        ; 0.186          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|o               ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM        ; AM         ; 0.429 ; 0.605 ; Rise       ; AM              ;
; CLS       ; AM         ; 1.825 ; 2.076 ; Rise       ; AM              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AM        ; AM         ; 0.099  ; -0.048 ; Rise       ; AM              ;
; CLS       ; AM         ; -1.288 ; -1.534 ; Rise       ; AM              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 9.004 ; 8.956 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 6.482 ; 6.433 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 6.381 ; 6.351 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 6.469 ; 6.433 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 6.482 ; 6.411 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 6.258 ; 6.253 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 6.297 ; 6.286 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 8.611 ; 8.475 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 6.838 ; 7.025 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 6.360 ; 6.032 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 7.827 ; 7.690 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 6.479 ; 6.418 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 6.479 ; 6.418 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 8.325 ; 8.102 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 6.242 ; 6.176 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 6.242 ; 6.176 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 8.172 ; 7.944 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 6.450 ; 6.418 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 6.450 ; 6.418 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 8.035 ; 7.839 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 6.492 ; 6.398 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 6.492 ; 6.398 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 8.534 ; 8.346 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 6.643 ; 6.567 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 6.643 ; 6.567 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 6.643 ; 6.827 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 6.031 ; 6.025 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 6.154 ; 6.125 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 6.239 ; 6.203 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 6.250 ; 6.181 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 6.031 ; 6.025 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 6.068 ; 6.057 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 6.114 ; 5.809 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 6.643 ; 6.827 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 6.114 ; 5.809 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 7.499 ; 7.343 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 6.241 ; 6.181 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 6.241 ; 6.181 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 7.981 ; 7.793 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 6.013 ; 5.948 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 6.013 ; 5.948 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 7.795 ; 7.577 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 6.194 ; 6.163 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 6.194 ; 6.163 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 7.723 ; 7.537 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 6.255 ; 6.162 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 6.255 ; 6.162 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 8.183 ; 8.024 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 6.398 ; 6.324 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 6.398 ; 6.324 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; AM    ; -0.647 ; -3.681            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; AM    ; -0.149 ; -0.689           ;
+-------+--------+------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; SET[4] ; -0.508 ; -0.508              ;
; SET[1] ; -0.479 ; -0.479              ;
; SET[3] ; -0.401 ; -0.401              ;
; SET[0] ; -0.327 ; -0.327              ;
; SET[2] ; -0.302 ; -0.302              ;
; AM     ; 0.074  ; 0.000               ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; AM     ; 0.652 ; 0.000               ;
; SET[2] ; 0.929 ; 0.000               ;
; SET[0] ; 0.963 ; 0.000               ;
; SET[3] ; 1.058 ; 0.000               ;
; SET[1] ; 1.121 ; 0.000               ;
; SET[4] ; 1.140 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; AM     ; -3.000 ; -9.366                         ;
; SET[2] ; -3.000 ; -4.153                         ;
; SET[0] ; -3.000 ; -4.149                         ;
; SET[4] ; -3.000 ; -4.123                         ;
; SET[3] ; -3.000 ; -4.112                         ;
; SET[1] ; -3.000 ; -4.106                         ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AM'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.647 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.592      ;
; -0.647 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.592      ;
; -0.647 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.592      ;
; -0.647 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.592      ;
; -0.647 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.592      ;
; -0.634 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.579      ;
; -0.634 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.579      ;
; -0.634 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.579      ;
; -0.634 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.579      ;
; -0.634 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.579      ;
; -0.555 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.500      ;
; -0.555 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.500      ;
; -0.555 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.500      ;
; -0.555 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.500      ;
; -0.555 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.500      ;
; -0.491 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.436      ;
; -0.491 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.436      ;
; -0.491 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.436      ;
; -0.491 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.436      ;
; -0.491 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.436      ;
; -0.446 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.042     ; 1.391      ;
; -0.433 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.042     ; 1.378      ;
; -0.383 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; -0.042     ; 1.328      ;
; -0.354 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.042     ; 1.299      ;
; -0.336 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.624      ;
; -0.336 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.624      ;
; -0.336 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.624      ;
; -0.336 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.624      ;
; -0.336 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.624      ;
; -0.290 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.042     ; 1.235      ;
; -0.201 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.554      ;
; -0.201 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.554      ;
; -0.201 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.554      ;
; -0.201 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.554      ;
; -0.201 ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.554      ;
; -0.182 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; -0.042     ; 1.127      ;
; -0.135 ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 1.000        ; 0.311      ; 1.423      ;
; -0.122 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.294      ;
; -0.122 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.294      ;
; -0.122 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.294      ;
; -0.122 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.294      ;
; -0.122 ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.294      ;
; -0.105 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 1.300      ;
; -0.105 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 1.300      ;
; -0.105 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 1.300      ;
; -0.105 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 1.300      ;
; -0.105 ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 1.300      ;
; -0.084 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.455      ;
; -0.084 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.455      ;
; -0.084 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.455      ;
; -0.084 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.455      ;
; -0.084 ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.455      ;
; 0.000  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 1.000        ; 0.376      ; 1.353      ;
; 0.071  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.500        ; 1.610      ; 2.026      ;
; 0.071  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.500        ; 1.610      ; 2.026      ;
; 0.071  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.500        ; 1.610      ; 2.026      ;
; 0.071  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.500        ; 1.610      ; 2.026      ;
; 0.071  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.500        ; 1.610      ; 2.026      ;
; 0.079  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 1.000        ; 0.195      ; 1.093      ;
; 0.117  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 1.000        ; 0.394      ; 1.254      ;
; 0.152  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.500        ; 1.610      ; 1.945      ;
; 0.224  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 1.000        ; 0.218      ; 0.971      ;
; 0.879  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 1.000        ; 1.610      ; 1.718      ;
; 0.879  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 1.000        ; 1.610      ; 1.718      ;
; 0.879  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 1.000        ; 1.610      ; 1.718      ;
; 0.879  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 1.000        ; 1.610      ; 1.718      ;
; 0.879  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 1.000        ; 1.610      ; 1.718      ;
; 0.925  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 1.000        ; 1.610      ; 1.672      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AM'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.149 ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 1.672      ; 1.607      ;
; -0.108 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 1.672      ; 1.648      ;
; -0.108 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 1.672      ; 1.648      ;
; -0.108 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 1.672      ; 1.648      ;
; -0.108 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 1.672      ; 1.648      ;
; -0.108 ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 1.672      ; 1.648      ;
; 0.309  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.435      ;
; 0.309  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.435      ;
; 0.325  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.451      ;
; 0.371  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.497      ;
; 0.409  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; DFF_inst29                                                                                         ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 0.860      ;
; 0.458  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.584      ;
; 0.467  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.593      ;
; 0.470  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.596      ;
; 0.474  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.600      ;
; 0.477  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.603      ;
; 0.479  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; DFF_inst29                                                                                         ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.100      ;
; 0.482  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.608      ;
; 0.520  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.646      ;
; 0.530  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.151      ;
; 0.530  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.151      ;
; 0.530  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.151      ;
; 0.530  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.151      ;
; 0.530  ; TR_ALTERA_SYNTHESIZED[3]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[3]       ; AM          ; 0.000        ; 0.507      ; 1.151      ;
; 0.531  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; DFF_inst29                                                                                         ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 0.968      ;
; 0.540  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.666      ;
; 0.543  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.669      ;
; 0.549  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.152      ;
; 0.549  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.152      ;
; 0.549  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.152      ;
; 0.549  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.152      ;
; 0.549  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.152      ;
; 0.578  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.042      ; 0.704      ;
; 0.582  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 1.019      ;
; 0.582  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 1.019      ;
; 0.582  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 1.019      ;
; 0.582  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 1.019      ;
; 0.582  ; TR_ALTERA_SYNTHESIZED[2]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[2]       ; AM          ; 0.000        ; 0.323      ; 1.019      ;
; 0.583  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.709      ;
; 0.586  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; 0.000        ; 0.042      ; 0.712      ;
; 0.589  ; TR_ALTERA_SYNTHESIZED[1]                                                                           ; DFF_inst29                                                                                         ; SET[1]       ; AM          ; 0.000        ; 0.489      ; 1.192      ;
; 0.599  ; AM                                                                                                 ; DFF_inst29                                                                                         ; AM           ; AM          ; -0.500       ; 1.672      ; 1.875      ;
; 0.652  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 1.103      ;
; 0.652  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 1.103      ;
; 0.652  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 1.103      ;
; 0.652  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 1.103      ;
; 0.652  ; TR_ALTERA_SYNTHESIZED[0]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[0]       ; AM          ; 0.000        ; 0.337      ; 1.103      ;
; 0.653  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; -0.500       ; 1.672      ; 1.929      ;
; 0.653  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; -0.500       ; 1.672      ; 1.929      ;
; 0.653  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; -0.500       ; 1.672      ; 1.929      ;
; 0.653  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; AM           ; AM          ; -0.500       ; 1.672      ; 1.929      ;
; 0.653  ; AM                                                                                                 ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; -0.500       ; 1.672      ; 1.929      ;
; 0.704  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; DFF_inst29                                                                                         ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.245      ;
; 0.755  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.296      ;
; 0.755  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.296      ;
; 0.755  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.296      ;
; 0.755  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.296      ;
; 0.755  ; TR_ALTERA_SYNTHESIZED[4]                                                                           ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; SET[4]       ; AM          ; 0.000        ; 0.427      ; 1.296      ;
; 0.943  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.042      ; 1.069      ;
; 0.946  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.042      ; 1.072      ;
; 0.994  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.120      ;
; 0.997  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.123      ;
; 0.997  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.123      ;
; 1.002  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.042      ; 1.128      ;
; 1.007  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; DFF_inst29                                                                                         ; AM           ; AM          ; 0.000        ; 0.042      ; 1.133      ;
; 1.053  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.179      ;
; 1.053  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.179      ;
; 1.053  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.179      ;
; 1.053  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.179      ;
; 1.058  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.184      ;
; 1.058  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.184      ;
; 1.058  ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; AM           ; AM          ; 0.000        ; 0.042      ; 1.184      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SET[4]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.508 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 1.000        ; -0.427     ; 1.058      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SET[1]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.479 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 1.000        ; -0.489     ; 0.967      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SET[3]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.401 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 1.000        ; -0.507     ; 0.871      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SET[0]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.327 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 1.000        ; -0.337     ; 0.967      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SET[2]'                                                                              ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.302 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 1.000        ; -0.323     ; 0.956      ;
+--------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'AM'                                                                   ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.074 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 1.000        ; -0.042     ; 0.871      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'AM'                                                                    ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.652 ; DFF_inst29 ; DFF_inst29 ; AM           ; AM          ; 0.000        ; 0.042      ; 0.778      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SET[2]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.929 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[2] ; AM           ; SET[2]      ; 0.000        ; -0.195     ; 0.848      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SET[0]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.963 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[0] ; AM           ; SET[0]      ; 0.000        ; -0.218     ; 0.859      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SET[3]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.058 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[3] ; AM           ; SET[3]      ; 0.000        ; -0.394     ; 0.778      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SET[1]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.121 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[1] ; AM           ; SET[1]      ; 0.000        ; -0.376     ; 0.859      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SET[4]'                                                                              ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 1.140 ; DFF_inst29 ; TR_ALTERA_SYNTHESIZED[4] ; AM           ; SET[4]      ; 0.000        ; -0.311     ; 0.943      ;
+-------+------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AM'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AM    ; Rise       ; AM                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|o                                                                                         ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AM    ; Rise       ; AM~input|i                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; AM    ; Rise       ; lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|inclk[0]                                                                           ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~inputclkctrl|outclk                                                                             ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; AM~input|o                                                                                         ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; DFF_inst29|clk                                                                                     ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; AM    ; Rise       ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SET[2]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[2] ; Rise       ; SET[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; -0.153 ; 0.031        ; 0.184          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.027  ; 0.027        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[2] ; Rise       ; SET[2]~input|i               ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SET[2]~input|o               ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|datab    ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; SYNTHESIZED_WIRE_28|combout  ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; SET[2] ; Rise       ; TR_ALTERA_SYNTHESIZED[2]|clk ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SET[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[0] ; Rise       ; SET[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; -0.149 ; 0.035        ; 0.184          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.031  ; 0.031        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[0] ; Rise       ; SET[0]~input|i               ;
; 0.745  ; 0.961        ; 0.216          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SET[0]~input|o               ;
; 0.938  ; 0.938        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|datac    ;
; 0.941  ; 0.941        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; SYNTHESIZED_WIRE_37|combout  ;
; 0.967  ; 0.967        ; 0.000          ; High Pulse Width ; SET[0] ; Rise       ; TR_ALTERA_SYNTHESIZED[0]|clk ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SET[4]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[4] ; Rise       ; SET[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; -0.123 ; 0.061        ; 0.184          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[4] ; Rise       ; SET[4]~input|i               ;
; 0.721  ; 0.937        ; 0.216          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SET[4]~input|o               ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|datac     ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; SYNTHESIZED_WIRE_3|combout   ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; SET[4] ; Rise       ; TR_ALTERA_SYNTHESIZED[4]|clk ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SET[3]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[3] ; Rise       ; SET[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; -0.112 ; 0.072        ; 0.184          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[3] ; Rise       ; SET[3]~input|i               ;
; 0.711  ; 0.927        ; 0.216          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SET[3]~input|o               ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|datac    ;
; 0.906  ; 0.906        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; SYNTHESIZED_WIRE_11|combout  ;
; 0.932  ; 0.932        ; 0.000          ; High Pulse Width ; SET[3] ; Rise       ; TR_ALTERA_SYNTHESIZED[3]|clk ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SET[1]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SET[1] ; Rise       ; SET[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; -0.106 ; 0.078        ; 0.184          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SET[1] ; Rise       ; SET[1]~input|i               ;
; 0.702  ; 0.918        ; 0.216          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SET[1]~input|o               ;
; 0.905  ; 0.905        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|datac    ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; SYNTHESIZED_WIRE_33|combout  ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; SET[1] ; Rise       ; TR_ALTERA_SYNTHESIZED[1]|clk ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM        ; AM         ; 0.101 ; 0.409 ; Rise       ; AM              ;
; CLS       ; AM         ; 0.899 ; 1.484 ; Rise       ; AM              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AM        ; AM         ; 0.149  ; -0.119 ; Rise       ; AM              ;
; CLS       ; AM         ; -0.604 ; -1.196 ; Rise       ; AM              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 5.452 ; 5.473 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 3.836 ; 3.936 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 3.778 ; 3.864 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 3.836 ; 3.936 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 3.804 ; 3.892 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 3.704 ; 3.780 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 3.734 ; 3.802 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 4.876 ; 5.064 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 4.212 ; 4.606 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 3.872 ; 3.673 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 4.283 ; 4.364 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 3.542 ; 3.642 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 3.542 ; 3.642 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 4.447 ; 4.588 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 3.401 ; 3.492 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 3.401 ; 3.492 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 4.390 ; 4.509 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 3.563 ; 3.651 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 3.563 ; 3.651 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 4.339 ; 4.471 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 3.569 ; 3.679 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 3.569 ; 3.679 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 4.569 ; 4.723 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 3.630 ; 3.745 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 3.630 ; 3.745 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 4.115 ; 4.510 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 3.584 ; 3.657 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 3.659 ; 3.742 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 3.715 ; 3.812 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 3.682 ; 3.768 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 3.584 ; 3.657 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 3.613 ; 3.678 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 3.747 ; 3.551 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 4.115 ; 4.510 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 3.747 ; 3.551 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 4.067 ; 4.157 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 3.425 ; 3.522 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 3.425 ; 3.522 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 4.247 ; 4.366 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 3.291 ; 3.379 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 3.291 ; 3.379 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 4.189 ; 4.313 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 3.437 ; 3.523 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 3.437 ; 3.523 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 4.137 ; 4.273 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 3.451 ; 3.558 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 3.451 ; 3.558 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 4.362 ; 4.493 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 3.510 ; 3.621 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 3.510 ; 3.621 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.389  ; -0.149 ; -1.544   ; 0.652   ; -3.000              ;
;  AM              ; -2.389  ; -0.149 ; -0.867   ; 0.652   ; -3.000              ;
;  SET[0]          ; N/A     ; N/A    ; -1.230   ; 0.963   ; -3.000              ;
;  SET[1]          ; N/A     ; N/A    ; -1.486   ; 1.121   ; -3.000              ;
;  SET[2]          ; N/A     ; N/A    ; -1.159   ; 0.929   ; -3.000              ;
;  SET[3]          ; N/A     ; N/A    ; -1.399   ; 1.058   ; -3.000              ;
;  SET[4]          ; N/A     ; N/A    ; -1.544   ; 1.140   ; -3.000              ;
; Design-wide TNS  ; -13.936 ; -0.689 ; -7.685   ; 0.0     ; -32.135             ;
;  AM              ; -13.936 ; -0.689 ; -0.867   ; 0.000   ; -10.710             ;
;  SET[0]          ; N/A     ; N/A    ; -1.230   ; 0.000   ; -4.285              ;
;  SET[1]          ; N/A     ; N/A    ; -1.486   ; 0.000   ; -4.285              ;
;  SET[2]          ; N/A     ; N/A    ; -1.159   ; 0.000   ; -4.285              ;
;  SET[3]          ; N/A     ; N/A    ; -1.399   ; 0.000   ; -4.285              ;
;  SET[4]          ; N/A     ; N/A    ; -1.544   ; 0.000   ; -4.285              ;
+------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM        ; AM         ; 0.442 ; 0.605 ; Rise       ; AM              ;
; CLS       ; AM         ; 2.095 ; 2.453 ; Rise       ; AM              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; AM        ; AM         ; 0.149  ; 0.035  ; Rise       ; AM              ;
; CLS       ; AM         ; -0.604 ; -1.196 ; Rise       ; AM              ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 10.032 ; 9.990 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 7.153  ; 7.153 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 7.061  ; 7.069 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 7.145  ; 7.153 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 7.153  ; 7.139 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 6.949  ; 6.958 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 6.989  ; 6.992 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 9.448  ; 9.437 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 7.600  ; 7.790 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 6.918  ; 6.698 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 8.515  ; 8.420 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 7.066  ; 7.059 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 7.066  ; 7.059 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 9.029  ; 8.936 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 6.799  ; 6.785 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 6.799  ; 6.785 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 8.893  ; 8.755 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 7.042  ; 7.050 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 7.042  ; 7.050 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 8.755  ; 8.651 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 7.070  ; 7.037 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 7.070  ; 7.037 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 9.253  ; 9.194 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 7.222  ; 7.213 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 7.222  ; 7.213 ; Rise       ; SET[4]          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; AM_OUTPUT ; AM         ; 4.115 ; 4.510 ; Rise       ; AM              ;
; OUT[*]    ; AM         ; 3.584 ; 3.657 ; Rise       ; AM              ;
;  OUT[0]   ; AM         ; 3.659 ; 3.742 ; Rise       ; AM              ;
;  OUT[1]   ; AM         ; 3.715 ; 3.812 ; Rise       ; AM              ;
;  OUT[2]   ; AM         ; 3.682 ; 3.768 ; Rise       ; AM              ;
;  OUT[3]   ; AM         ; 3.584 ; 3.657 ; Rise       ; AM              ;
;  OUT[4]   ; AM         ; 3.613 ; 3.678 ; Rise       ; AM              ;
; OUT_AND   ; AM         ; 3.747 ; 3.551 ; Rise       ; AM              ;
; AM_OUTPUT ; AM         ; 4.115 ; 4.510 ; Fall       ; AM              ;
; OUT_AND   ; AM         ; 3.747 ; 3.551 ; Fall       ; AM              ;
; OUT_AND   ; SET[0]     ; 4.067 ; 4.157 ; Rise       ; SET[0]          ;
; TR[*]     ; SET[0]     ; 3.425 ; 3.522 ; Rise       ; SET[0]          ;
;  TR[0]    ; SET[0]     ; 3.425 ; 3.522 ; Rise       ; SET[0]          ;
; OUT_AND   ; SET[1]     ; 4.247 ; 4.366 ; Rise       ; SET[1]          ;
; TR[*]     ; SET[1]     ; 3.291 ; 3.379 ; Rise       ; SET[1]          ;
;  TR[1]    ; SET[1]     ; 3.291 ; 3.379 ; Rise       ; SET[1]          ;
; OUT_AND   ; SET[2]     ; 4.189 ; 4.313 ; Rise       ; SET[2]          ;
; TR[*]     ; SET[2]     ; 3.437 ; 3.523 ; Rise       ; SET[2]          ;
;  TR[2]    ; SET[2]     ; 3.437 ; 3.523 ; Rise       ; SET[2]          ;
; OUT_AND   ; SET[3]     ; 4.137 ; 4.273 ; Rise       ; SET[3]          ;
; TR[*]     ; SET[3]     ; 3.451 ; 3.558 ; Rise       ; SET[3]          ;
;  TR[3]    ; SET[3]     ; 3.451 ; 3.558 ; Rise       ; SET[3]          ;
; OUT_AND   ; SET[4]     ; 4.362 ; 4.493 ; Rise       ; SET[4]          ;
; TR[*]     ; SET[4]     ; 3.510 ; 3.621 ; Rise       ; SET[4]          ;
;  TR[4]    ; SET[4]     ; 3.510 ; 3.621 ; Rise       ; SET[4]          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUT_AND       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AM_OUTPUT     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AM                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLS                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AM_OUTPUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AM_OUTPUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AM_OUTPUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; AM         ; AM       ; 136      ; 11       ; 0        ; 0        ;
; SET[0]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[1]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[2]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[3]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[4]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; AM         ; AM       ; 136      ; 11       ; 0        ; 0        ;
; SET[0]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[1]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[2]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[3]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
; SET[4]     ; AM       ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; AM         ; AM       ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[0]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[1]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[2]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[3]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[4]   ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; AM         ; AM       ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[0]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[1]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[2]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[3]   ; 1        ; 0        ; 0        ; 0        ;
; AM         ; SET[4]   ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version
    Info: Processing started: Fri Dec 25 13:15:33 2020
Info: Command: quartus_sta Magic_Box -c Magic_Box
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Magic_Box.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AM AM
    Info (332105): create_clock -period 1.000 -name SET[0] SET[0]
    Info (332105): create_clock -period 1.000 -name SET[2] SET[2]
    Info (332105): create_clock -period 1.000 -name SET[1] SET[1]
    Info (332105): create_clock -period 1.000 -name SET[3] SET[3]
    Info (332105): create_clock -period 1.000 -name SET[4] SET[4]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.389       -13.936 AM 
Info (332146): Worst-case hold slack is -0.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.139        -0.139 AM 
Info (332146): Worst-case recovery slack is -1.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.544        -1.544 SET[4] 
    Info (332119):    -1.486        -1.486 SET[1] 
    Info (332119):    -1.399        -1.399 SET[3] 
    Info (332119):    -1.230        -1.230 SET[0] 
    Info (332119):    -1.159        -1.159 SET[2] 
    Info (332119):    -0.867        -0.867 AM 
Info (332146): Worst-case removal slack is 1.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.369         0.000 AM 
    Info (332119):     1.539         0.000 SET[2] 
    Info (332119):     1.635         0.000 SET[0] 
    Info (332119):     1.809         0.000 SET[3] 
    Info (332119):     1.901         0.000 SET[1] 
    Info (332119):     1.970         0.000 SET[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -10.710 AM 
    Info (332119):    -3.000        -4.285 SET[0] 
    Info (332119):    -3.000        -4.285 SET[1] 
    Info (332119):    -3.000        -4.285 SET[2] 
    Info (332119):    -3.000        -4.285 SET[3] 
    Info (332119):    -3.000        -4.285 SET[4] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.062
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.062       -12.007 AM 
Info (332146): Worst-case hold slack is -0.099
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.099        -0.099 AM 
Info (332146): Worst-case recovery slack is -1.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.208        -1.208 SET[4] 
    Info (332119):    -1.162        -1.162 SET[1] 
    Info (332119):    -1.094        -1.094 SET[3] 
    Info (332119):    -0.931        -0.931 SET[0] 
    Info (332119):    -0.869        -0.869 SET[2] 
    Info (332119):    -0.685        -0.685 AM 
Info (332146): Worst-case removal slack is 1.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.244         0.000 AM 
    Info (332119):     1.331         0.000 SET[2] 
    Info (332119):     1.414         0.000 SET[0] 
    Info (332119):     1.565         0.000 SET[3] 
    Info (332119):     1.653         0.000 SET[1] 
    Info (332119):     1.712         0.000 SET[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -10.710 AM 
    Info (332119):    -3.000        -4.285 SET[0] 
    Info (332119):    -3.000        -4.285 SET[1] 
    Info (332119):    -3.000        -4.285 SET[2] 
    Info (332119):    -3.000        -4.285 SET[3] 
    Info (332119):    -3.000        -4.285 SET[4] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.647
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.647        -3.681 AM 
Info (332146): Worst-case hold slack is -0.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.149        -0.689 AM 
Info (332146): Worst-case recovery slack is -0.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.508        -0.508 SET[4] 
    Info (332119):    -0.479        -0.479 SET[1] 
    Info (332119):    -0.401        -0.401 SET[3] 
    Info (332119):    -0.327        -0.327 SET[0] 
    Info (332119):    -0.302        -0.302 SET[2] 
    Info (332119):     0.074         0.000 AM 
Info (332146): Worst-case removal slack is 0.652
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.652         0.000 AM 
    Info (332119):     0.929         0.000 SET[2] 
    Info (332119):     0.963         0.000 SET[0] 
    Info (332119):     1.058         0.000 SET[3] 
    Info (332119):     1.121         0.000 SET[1] 
    Info (332119):     1.140         0.000 SET[4] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -9.366 AM 
    Info (332119):    -3.000        -4.153 SET[2] 
    Info (332119):    -3.000        -4.149 SET[0] 
    Info (332119):    -3.000        -4.123 SET[4] 
    Info (332119):    -3.000        -4.112 SET[3] 
    Info (332119):    -3.000        -4.106 SET[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 440 megabytes
    Info: Processing ended: Fri Dec 25 13:15:36 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


