{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710230276764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710230276764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 14:57:55 2024 " "Processing started: Tue Mar 12 14:57:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710230276764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710230276764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710230276765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710230277208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710230277208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Design.v(74) " "Verilog HDL warning at Design.v(74): extended using \"x\" or \"z\"" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1710230286452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Design.v(87) " "Verilog HDL warning at Design.v(87): extended using \"x\" or \"z\"" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1710230286453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Design.v(110) " "Verilog HDL warning at Design.v(110): extended using \"x\" or \"z\"" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1710230286453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_thaysu/so_ml/rtl/design.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_thaysu/so_ml/rtl/design.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design " "Found entity 1: Design" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710230286454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710230286454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design " "Elaborating entity \"Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710230286480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vt Design.v(7) " "Verilog HDL or VHDL warning at Design.v(7): object \"vt\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_1t Design.v(8) " "Verilog HDL or VHDL warning at Design.v(8): object \"A_1t\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_2t Design.v(9) " "Verilog HDL or VHDL warning at Design.v(9): object \"A_2t\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_1t Design.v(10) " "Verilog HDL or VHDL warning at Design.v(10): object \"B_1t\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_2t Design.v(11) " "Verilog HDL or VHDL warning at Design.v(11): object \"B_2t\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_vt Design.v(12) " "Verilog HDL or VHDL warning at Design.v(12): object \"B_vt\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286483 "|Design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_st Design.v(13) " "Verilog HDL or VHDL warning at Design.v(13): object \"B_st\" assigned a value but never read" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710230286484 "|Design"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "S_real " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"S_real\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1710230286484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "S_im " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"S_im\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1710230286484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[10\] GND " "Pin \"OUT\[10\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[12\] GND " "Pin \"OUT\[12\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[16\] GND " "Pin \"OUT\[16\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[20\] GND " "Pin \"OUT\[20\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[22\] GND " "Pin \"OUT\[22\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[24\] GND " "Pin \"OUT\[24\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[26\] GND " "Pin \"OUT\[26\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "../RTL/Design.v" "" { Text "D:/LAB_ThaySu/SO_ML/RTL/Design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710230286895 "|Design|OUT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710230286895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710230286965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LAB_ThaySu/SO_ML/Synth/output_files/project.map.smsg " "Generated suppressed messages file D:/LAB_ThaySu/SO_ML/Synth/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710230287244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710230287406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710230287406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710230287501 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710230287501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710230287501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710230287501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710230287559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 14:58:07 2024 " "Processing ended: Tue Mar 12 14:58:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710230287559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710230287559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710230287559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710230287559 ""}
