Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 146fdb4cc6be40619b50ac9bf4b3790d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prime_checker_test_behav xil_defaultlib.prime_checker_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.modulo [modulo_default]
Compiling architecture behavioral of entity xil_defaultlib.prime_checker [\prime_checker(number_of_modules...]
Compiling architecture behavioral of entity xil_defaultlib.prime_checker_test
Built simulation snapshot prime_checker_test_behav
