# Sun Apr  9 22:44:52 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_A (Type HAPS100_4F).  



@N: MF105 |Performing bottom-up mapping of Top level view:TraceBuildLib.FB1_uA(verilog_0) 

Start loading ILMs (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1726MB peak: 1726MB)


Finished loading ILMs (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1726MB peak: 1726MB)


Begin compile point sub-process log

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uA(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1726MB peak: 1726MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_7.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_8.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_9.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_10.
@N: MF135 :"./src/IM.v":14:0:14:0|RAM im1.instrucmem[31:0] (in view: TraceBuildLib.FB1_uA_dut(internal)) is 32 words by 32 bits.

Starting RAM primitive conversion (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 1729MB peak: 1729MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 1729MB peak: 1729MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_7.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_8.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_9.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_10.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 1729MB peak: 1729MB)

@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E0000000012000300000044ABCF000000050000000000191EA929AB0000009C.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000007A000000210000007B0004000000380000FFFF0000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754100004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h003204B000150008F0000000003204B000140007F00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h0022000BD0000000003204B00017000AF0000000003204B000160009F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hF0000000003204B0003D0003F0000000003204B0003C0002F000000000000708.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h00000708004100009000000000000708003F0005D0000000003204B0003E0004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0046000090000000000004B00045000090000000000007080042000CD0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'hF0000000003204B000530001F0000000000004B00047000090000000000004B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0F = 256'h000000000000000000000000000000000000002000000000003204B000580001.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@W: MO160 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Register bit infopipe_arbiter_inst.current_set[0] (in view view:TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing sequential instance infopipe_arbiter_inst.data_sent_out[1] (in view: TdmLib.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA(verilog)) of type view:UNILIB.FDR(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uA(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h00000003000000290005000500000010000100000000000CABCF000000000029.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'hFFFF0004FFFF04B0000200470000000000000000FFFF0002FFFF04B000010045.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h0004003D0000000000000000FFFF0004FFFF04B00003003C0000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000FFFF0004FFFF04B00005003E0000000000000000FFFF0004FFFF04B0.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uA(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uA(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MF794 |RAM im1.instrucmem[31:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 1729MB peak: 1729MB)


Finished factoring (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1729MB peak: 1729MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uA(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uA(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 5 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net umr2_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 1729MB peak: 1729MB)

@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: BN132 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v":10:0:10:0|Removing sequential instance dut_inst.pc1.PC_0_mod_0[63:0] because it is equivalent to instance dut_inst.pc1.PC_0_mod[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v":10:0:10:0|Removing sequential instance dut_inst.pc1.PC_mod[63:0] because it is equivalent to instance dut_inst.pc1.PC_0_mod[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 1729MB peak: 1729MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 1729MB peak: 1729MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 1729MB peak: 1729MB)

@N: MF794 |RAM im1.instrucmem[31:0] required 32 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:04s; Memory used current: 1729MB peak: 1729MB)


Finished technology mapping (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 1729MB peak: 1729MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:14s		     1.48ns		1303 /      2138
   2		0h:01m:14s		     1.48ns		1303 /      2138

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:21s; Memory used current: 1729MB peak: 1729MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 1729MB peak: 1729MB)


End compile point sub-process log

@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":546:16:546:32|Blackbox bsa19_system_ip is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":236:34:236:48|Blackbox USR_ACCESSE2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank61_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank61_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank62_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank62_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_div2 with period 3.33ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:46:20 2023
#


Top view:               FB1_uA
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 1.416

                                      Requested      Estimated     Requested     Estimated                 Clock                               Clock              
Starting Clock                        Frequency      Frequency     Period        Period        Slack       Type                                Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uA                         1.0 MHz        NA            1000.000      NA            NA          virtual                             default_clkgroup   
clk                                   2.0 MHz        307.6 MHz     500.000       3.251         496.749     declared                            default_clkgroup   
dbg_capiclk                           40.0 MHz       NA            25.000        NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_0                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_1                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_2                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
dbg_xcvr_user_clk_3                   140.6 MHz      NA            7.111         NA            NA          declared                            default_clkgroup   
gclk0                                 100.0 MHz      NA            10.000        NA            NA          declared                            default_clkgroup   
haps_clk_10                           10.0 MHz       NA            100.000       NA            NA          declared                            group_219_18       
haps_clk_10_2_sync                    10.0 MHz       NA            100.000       NA            NA          declared                            default_clkgroup   
haps_clk_50_2_sync                    50.0 MHz       NA            20.000        NA            NA          declared                            default_clkgroup   
haps_clk_200                          200.0 MHz      NA            5.000         NA            NA          declared                            default_clkgroup   
hstdm_refclk_100                      100.0 MHz      787.3 MHz     10.000        1.270         8.730       declared                            default_clkgroup   
hstdm_txclk_1200_bank60_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank60_div2          300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank61_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank61_div2          300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank62_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank62_div2          300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank69_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank69_div2          300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank71_clkoutphy     1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)     default_clkgroup   
hstdm_txclk_1200_bank71_div2          300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)     default_clkgroup   
sys_clk                               100.0 MHz      NA            10.000        NA            NA          declared                            default_clkgroup   
ufpga_lock_clk_o                      1.0 MHz        NA            1000.000      NA            NA          declared                            ufpga_lock_clkgroup
umr2_clk                              100.0 MHz      305.7 MHz     10.000        3.272         1.480       declared                            default_clkgroup   
umr3_clk                              125.0 MHz      214.9 MHz     8.000         4.654         1.416       declared                            default_clkgroup   
System                                1.0 MHz        1.0 MHz       1000.000      994.346       5.654       system                              system_clkgroup    
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
System                        clk                           |  500.000     499.580  |  No paths    -      |  No paths    -      |  No paths    -    
System                        umr3_clk                      |  8.000       5.654    |  No paths    -      |  No paths    -      |  No paths    -    
clk                           clk                           |  500.000     496.749  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank71_div2  |  2.500       136.816  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank60_div2  |  2.500       150.116  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank61_div2  |  2.500       148.316  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank62_div2  |  2.500       146.616  |  No paths    -      |  No paths    -      |  No paths    -    
clk                           hstdm_txclk_1200_bank69_div2  |  2.500       138.316  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                      umr2_clk                      |  10.000      6.729    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                      umr3_clk                      |  2.000       1.481    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      System                        |  8.000       7.512    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      umr2_clk                      |  2.000       1.416    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      umr3_clk                      |  8.000       3.346    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank71_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank60_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank61_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank62_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                      hstdm_txclk_1200_bank69_div2  |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100              hstdm_refclk_100              |  10.000      8.730    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank71_div2  hstdm_txclk_1200_bank71_div2  |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2  hstdm_txclk_1200_bank60_div2  |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank61_div2  hstdm_txclk_1200_bank61_div2  |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank62_div2  hstdm_txclk_1200_bank62_div2  |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank69_div2  hstdm_txclk_1200_bank69_div2  |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                      Starting      User           Arrival     Required            
Name                      Reference     Constraint     Time        Time         Slack  
                          Clock                                                        
---------------------------------------------------------------------------------------
ADDOUTID_63_0[0]          NA            NA             0.000       76.590       76.590 
ADDOUTID_63_0[1]          NA            NA             0.000       75.790       75.790 
ADDOUTID_63_0[2]          NA            NA             0.000       69.743       69.743 
ADDOUTID_63_0[3]          NA            NA             0.000       69.523       69.523 
ADDOUTID_63_0[4]          NA            NA             0.000       69.423       69.423 
ADDOUTID_63_0[5]          NA            NA             0.000       68.823       68.823 
ADDOUTID_63_0[6]          NA            NA             0.000       68.523       68.523 
ADDOUTID_63_0[7]          NA            NA             0.000       68.623       68.623 
ADDOUTID_63_0[8]          NA            NA             0.000       68.523       68.523 
ADDOUTID_63_0[9]          NA            NA             0.000       68.123       68.123 
ADDOUTID_63_0[10]         NA            NA             0.000       68.023       68.023 
ADDOUTID_63_0[11]         NA            NA             0.000       67.923       67.923 
ADDOUTID_63_0[12]         NA            NA             0.000       67.923       67.923 
ADDOUTID_63_0[13]         NA            NA             0.000       67.923       67.923 
ADDOUTID_63_0[14]         NA            NA             0.000       67.623       67.623 
ADDOUTID_63_0[15]         NA            NA             0.000       67.723       67.723 
ADDOUTID_63_0[16]         NA            NA             0.000       67.823       67.823 
ADDOUTID_63_0[17]         NA            NA             0.000       67.923       67.923 
ADDOUTID_63_0[18]         NA            NA             0.000       67.723       67.723 
ADDOUTID_63_0[19]         NA            NA             0.000       67.723       67.723 
ADDOUTID_63_0[20]         NA            NA             0.000       67.723       67.723 
ADDOUTID_63_0[21]         NA            NA             0.000       67.623       67.623 
ADDOUTID_63_0[22]         NA            NA             0.000       67.423       67.423 
ADDOUTID_63_0[23]         NA            NA             0.000       67.423       67.423 
ADDOUTID_63_0[24]         NA            NA             0.000       67.123       67.123 
ADDOUTID_63_0[25]         NA            NA             0.000       67.123       67.123 
ADDOUTID_63_0[26]         NA            NA             0.000       67.023       67.023 
ADDOUTID_63_0[27]         NA            NA             0.000       66.923       66.923 
ADDOUTID_63_0[28]         NA            NA             0.000       66.923       66.923 
ADDOUTID_63_0[29]         NA            NA             0.000       66.923       66.923 
ADDOUTID_63_0[30]         NA            NA             0.000       66.723       66.723 
ADDOUTID_63_0[31]         NA            NA             0.000       66.723       66.723 
ADDOUTID_63_0[32]         NA            NA             0.000       66.623       66.623 
ADDOUTID_63_0[33]         NA            NA             0.000       66.723       66.723 
ADDOUTID_63_0[34]         NA            NA             0.000       66.523       66.523 
ADDOUTID_63_0[35]         NA            NA             0.000       66.523       66.523 
ADDOUTID_63_0[36]         NA            NA             0.000       66.523       66.523 
ADDOUTID_63_0[37]         NA            NA             0.000       66.523       66.523 
ADDOUTID_63_0[38]         NA            NA             0.000       66.223       66.223 
ADDOUTID_63_0[39]         NA            NA             0.000       66.223       66.223 
ADDOUTID_63_0[40]         NA            NA             0.000       66.223       66.223 
ADDOUTID_63_0[41]         NA            NA             0.000       66.223       66.223 
ADDOUTID_63_0[42]         NA            NA             0.000       66.123       66.123 
ADDOUTID_63_0[43]         NA            NA             0.000       66.023       66.023 
ADDOUTID_63_0[44]         NA            NA             0.000       66.023       66.023 
ADDOUTID_63_0[45]         NA            NA             0.000       66.023       66.023 
ADDOUTID_63_0[46]         NA            NA             0.000       65.723       65.723 
ADDOUTID_63_0[47]         NA            NA             0.000       65.823       65.823 
ADDOUTID_63_0[48]         NA            NA             0.000       64.634       64.634 
ADDOUTID_63_0[49]         NA            NA             0.000       64.753       64.753 
ADDOUTID_63_0[50]         NA            NA             0.000       64.553       64.553 
ADDOUTID_63_0[51]         NA            NA             0.000       64.554       64.554 
ADDOUTID_63_0[52]         NA            NA             0.000       64.553       64.553 
ADDOUTID_63_0[53]         NA            NA             0.000       64.579       64.579 
ADDOUTID_63_0[54]         NA            NA             0.000       64.279       64.279 
ADDOUTID_63_0[55]         NA            NA             0.000       64.400       64.400 
ADDOUTID_63_0[56]         NA            NA             0.000       64.303       64.303 
ADDOUTID_63_0[57]         NA            NA             0.000       64.326       64.326 
ADDOUTID_63_0[58]         NA            NA             0.000       64.228       64.228 
ADDOUTID_63_0[59]         NA            NA             0.000       64.129       64.129 
ADDOUTID_63_0[60]         NA            NA             0.000       68.128       68.128 
ADDOUTID_63_0[61]         NA            NA             0.000       64.155       64.155 
ADDOUTID_63_0[62]         NA            NA             0.000       63.955       63.955 
ADDOUTID_63_0[63]         NA            NA             0.000       64.781       64.781 
ALUOUTMEM_aptn_ft[0]      NA            NA             0.000       91.746       91.746 
ALUOUTMEM_aptn_ft[1]      NA            NA             0.000       91.746       91.746 
ALUOUTMEM_aptn_ft[2]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[3]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[4]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[5]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[6]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[7]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[8]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[9]      NA            NA             0.000       91.946       91.946 
ALUOUTMEM_aptn_ft[10]     NA            NA             0.000       91.946       91.946 
DMOUTWB[0]                NA            NA             0.000       121.546      121.546
DMOUTWB[1]                NA            NA             0.000       121.546      121.546
DMOUTWB[2]                NA            NA             0.000       121.546      121.546
DMOUTWB[3]                NA            NA             0.000       121.646      121.646
DMOUTWB[4]                NA            NA             0.000       121.846      121.846
DMOUTWB[5]                NA            NA             0.000       121.646      121.646
DMOUTWB[6]                NA            NA             0.000       121.946      121.946
DMOUTWB[7]                NA            NA             0.000       121.946      121.946
DMOUTWB[8]                NA            NA             0.000       121.946      121.946
DMOUTWB[9]                NA            NA             0.000       121.946      121.946
DMOUTWB[10]               NA            NA             0.000       121.946      121.946
DMOUTWB[11]               NA            NA             0.000       122.246      122.246
DMOUTWB[12]               NA            NA             0.000       122.246      122.246
DMOUTWB[13]               NA            NA             0.000       122.246      122.246
DMOUTWB[14]               NA            NA             0.000       122.546      122.546
DMOUTWB[15]               NA            NA             0.000       122.546      122.546
DMOUTWB[16]               NA            NA             0.000       122.546      122.546
DMOUTWB[17]               NA            NA             0.000       122.546      122.546
DMOUTWB[18]               NA            NA             0.000       122.946      122.946
DMOUTWB[19]               NA            NA             0.000       122.946      122.946
DMOUTWB[20]               NA            NA             0.000       122.946      122.946
DMOUTWB[21]               NA            NA             0.000       122.946      122.946
DMOUTWB[22]               NA            NA             0.000       122.946      122.946
DMOUTWB[23]               NA            NA             0.000       122.946      122.946
DMOUTWB[24]               NA            NA             0.000       122.746      122.746
DMOUTWB[25]               NA            NA             0.000       122.746      122.746
DMOUTWB[26]               NA            NA             0.000       122.746      122.746
DMOUTWB[27]               NA            NA             0.000       122.846      122.846
DMOUTWB[28]               NA            NA             0.000       122.846      122.846
DMOUTWB[29]               NA            NA             0.000       122.846      122.846
DMOUTWB[30]               NA            NA             0.000       123.146      123.146
DMOUTWB[31]               NA            NA             0.000       123.146      123.146
DMOUTWB[32]               NA            NA             0.000       123.146      123.146
DMOUTWB[33]               NA            NA             0.000       122.746      122.746
DMOUTWB[34]               NA            NA             0.000       122.746      122.746
DMOUTWB[35]               NA            NA             0.000       122.746      122.746
DMOUTWB[36]               NA            NA             0.000       122.846      122.846
DMOUTWB[37]               NA            NA             0.000       122.846      122.846
DMOUTWB[38]               NA            NA             0.000       122.846      122.846
DMOUTWB[39]               NA            NA             0.000       122.746      122.746
DMOUTWB[40]               NA            NA             0.000       122.746      122.746
DMOUTWB[41]               NA            NA             0.000       122.746      122.746
DMOUTWB[42]               NA            NA             0.000       123.246      123.246
DMOUTWB[43]               NA            NA             0.000       123.246      123.246
DMOUTWB[44]               NA            NA             0.000       123.246      123.246
DMOUTWB[45]               NA            NA             0.000       123.246      123.246
DMOUTWB[46]               NA            NA             0.000       123.246      123.246
DMOUTWB[47]               NA            NA             0.000       123.246      123.246
DMOUTWB[48]               NA            NA             0.000       123.646      123.646
DMOUTWB[49]               NA            NA             0.000       123.646      123.646
DMOUTWB[50]               NA            NA             0.000       123.646      123.646
DMOUTWB[51]               NA            NA             0.000       123.646      123.646
DMOUTWB[52]               NA            NA             0.000       123.646      123.646
DMOUTWB[53]               NA            NA             0.000       123.646      123.646
DMOUTWB[54]               NA            NA             0.000       124.046      124.046
DMOUTWB[55]               NA            NA             0.000       124.046      124.046
DMOUTWB[56]               NA            NA             0.000       124.046      124.046
DMOUTWB[57]               NA            NA             0.000       124.246      124.246
DMOUTWB[58]               NA            NA             0.000       124.246      124.246
DMOUTWB[59]               NA            NA             0.000       124.246      124.246
DMOUTWB[60]               NA            NA             0.000       124.546      124.546
DMOUTWB[61]               NA            NA             0.000       124.546      124.546
DMOUTWB[62]               NA            NA             0.000       124.546      124.546
DMOUTWB[63]               NA            NA             0.000       125.946      125.946
MEMREADEX                 NA            NA             0.000       151.946      151.946
MEMREADMEM_aptn_ft        NA            NA             0.000       96.746       96.746 
N_1                       NA            NA             0.000       203.696      203.696
PCSRCID                   NA            NA             0.000       56.097       56.097 
REGWRITEWB_0              NA            NA             0.000       208.246      208.246
WREX[0]                   NA            NA             0.000       150.846      150.846
WREX[1]                   NA            NA             0.000       150.846      150.846
WREX[2]                   NA            NA             0.000       150.846      150.846
WREX[3]                   NA            NA             0.000       150.846      150.846
WRITEDATAWB[0]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[1]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[2]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[3]            NA            NA             0.000       105.046      105.046
WRITEDATAWB[4]            NA            NA             0.000       105.046      105.046
WRITEDATAWB[5]            NA            NA             0.000       105.046      105.046
WRITEDATAWB[6]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[7]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[8]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[9]            NA            NA             0.000       105.246      105.246
WRITEDATAWB[10]           NA            NA             0.000       105.246      105.246
WRITEDATAWB[11]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[12]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[13]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[14]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[15]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[16]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[17]           NA            NA             0.000       105.446      105.446
WRITEDATAWB[18]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[19]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[20]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[21]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[22]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[23]           NA            NA             0.000       105.746      105.746
WRITEDATAWB[24]           NA            NA             0.000       105.546      105.546
WRITEDATAWB[25]           NA            NA             0.000       105.546      105.546
WRITEDATAWB[26]           NA            NA             0.000       105.546      105.546
WRITEDATAWB[27]           NA            NA             0.000       105.646      105.646
WRITEDATAWB[28]           NA            NA             0.000       105.646      105.646
WRITEDATAWB[29]           NA            NA             0.000       105.646      105.646
WRITEDATAWB[30]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[31]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[32]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[33]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[34]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[35]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[36]           NA            NA             0.000       105.846      105.846
WRITEDATAWB[37]           NA            NA             0.000       105.946      105.946
WRITEDATAWB[38]           NA            NA             0.000       105.946      105.946
WRITEDATAWB[39]           NA            NA             0.000       105.946      105.946
WRITEDATAWB[40]           NA            NA             0.000       105.946      105.946
WRITEDATAWB[41]           NA            NA             0.000       105.946      105.946
WRITEDATAWB[42]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[43]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[44]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[45]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[46]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[47]           NA            NA             0.000       106.246      106.246
WRITEDATAWB[48]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[49]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[50]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[51]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[52]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[53]           NA            NA             0.000       106.546      106.546
WRITEDATAWB[54]           NA            NA             0.000       106.846      106.846
WRITEDATAWB[55]           NA            NA             0.000       106.846      106.846
WRITEDATAWB[56]           NA            NA             0.000       106.846      106.846
WRITEDATAWB[57]           NA            NA             0.000       107.046      107.046
WRITEDATAWB[58]           NA            NA             0.000       107.046      107.046
WRITEDATAWB[59]           NA            NA             0.000       107.046      107.046
WRITEDATAWB[60]           NA            NA             0.000       107.346      107.346
WRITEDATAWB[61]           NA            NA             0.000       107.346      107.346
WRITEDATAWB[62]           NA            NA             0.000       107.346      107.346
WRITEDATAWB[63]           NA            NA             0.000       108.446      108.446
WRMEM_aptn_ft[0]          NA            NA             0.000       96.346       96.346 
WRMEM_aptn_ft[1]          NA            NA             0.000       96.346       96.346 
WRMEM_aptn_ft[2]          NA            NA             0.000       94.946       94.946 
WRMEM_aptn_ft[3]          NA            NA             0.000       94.946       94.946 
WRMEM_aptn_ft[4]          NA            NA             0.000       98.646       98.646 
WRWB[0]                   NA            NA             0.000       104.946      104.946
WRWB[1]                   NA            NA             0.000       104.946      104.946
WRWB[2]                   NA            NA             0.000       104.946      104.946
WRWB[3]                   NA            NA             0.000       104.946      104.946
WRWB[4]                   NA            NA             0.000       110.346      110.346
stall_0                   NA            NA             0.000       77.356       77.356 
=======================================================================================


Output Ports: 

Port                        Starting                User                            Arrival     Required            
Name                        Reference               Constraint                      Time        Time         Slack  
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft_0[0]      NA                      NA                              2.254       94.000       91.746 
ALUOUTMEM_aptn_ft_0[1]      NA                      NA                              2.254       94.000       91.746 
ALUOUTMEM_aptn_ft_0[2]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[3]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[4]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[5]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[6]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[7]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[8]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[9]      NA                      NA                              2.254       94.200       91.946 
ALUOUTMEM_aptn_ft_0[10]     NA                      NA                              2.254       94.200       91.946 
DMOUTWB_aptn_ft[0]          NA                      NA                              2.254       123.800      121.546
DMOUTWB_aptn_ft[1]          NA                      NA                              2.254       123.800      121.546
DMOUTWB_aptn_ft[2]          NA                      NA                              2.254       123.800      121.546
DMOUTWB_aptn_ft[3]          NA                      NA                              2.254       123.900      121.646
DMOUTWB_aptn_ft[4]          NA                      NA                              2.254       124.100      121.846
DMOUTWB_aptn_ft[5]          NA                      NA                              2.254       123.900      121.646
DMOUTWB_aptn_ft[6]          NA                      NA                              2.254       124.200      121.946
DMOUTWB_aptn_ft[7]          NA                      NA                              2.254       124.200      121.946
DMOUTWB_aptn_ft[8]          NA                      NA                              2.254       124.200      121.946
DMOUTWB_aptn_ft[9]          NA                      NA                              2.254       124.200      121.946
DMOUTWB_aptn_ft[10]         NA                      NA                              2.254       124.200      121.946
DMOUTWB_aptn_ft[11]         NA                      NA                              2.254       124.500      122.246
DMOUTWB_aptn_ft[12]         NA                      NA                              2.254       124.500      122.246
DMOUTWB_aptn_ft[13]         NA                      NA                              2.254       124.500      122.246
DMOUTWB_aptn_ft[14]         NA                      NA                              2.254       124.800      122.546
DMOUTWB_aptn_ft[15]         NA                      NA                              2.254       124.800      122.546
DMOUTWB_aptn_ft[16]         NA                      NA                              2.254       124.800      122.546
DMOUTWB_aptn_ft[17]         NA                      NA                              2.254       124.800      122.546
DMOUTWB_aptn_ft[18]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[19]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[20]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[21]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[22]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[23]         NA                      NA                              2.254       125.200      122.946
DMOUTWB_aptn_ft[24]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[25]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[26]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[27]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[28]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[29]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[30]         NA                      NA                              2.254       125.400      123.146
DMOUTWB_aptn_ft[31]         NA                      NA                              2.254       125.400      123.146
DMOUTWB_aptn_ft[32]         NA                      NA                              2.254       125.400      123.146
DMOUTWB_aptn_ft[33]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[34]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[35]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[36]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[37]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[38]         NA                      NA                              2.254       125.100      122.846
DMOUTWB_aptn_ft[39]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[40]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[41]         NA                      NA                              2.254       125.000      122.746
DMOUTWB_aptn_ft[42]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[43]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[44]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[45]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[46]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[47]         NA                      NA                              2.254       125.500      123.246
DMOUTWB_aptn_ft[48]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[49]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[50]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[51]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[52]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[53]         NA                      NA                              2.254       125.900      123.646
DMOUTWB_aptn_ft[54]         NA                      NA                              2.254       126.300      124.046
DMOUTWB_aptn_ft[55]         NA                      NA                              2.254       126.300      124.046
DMOUTWB_aptn_ft[56]         NA                      NA                              2.254       126.300      124.046
DMOUTWB_aptn_ft[57]         NA                      NA                              2.254       126.500      124.246
DMOUTWB_aptn_ft[58]         NA                      NA                              2.254       126.500      124.246
DMOUTWB_aptn_ft[59]         NA                      NA                              2.254       126.500      124.246
DMOUTWB_aptn_ft[60]         NA                      NA                              2.254       126.800      124.546
DMOUTWB_aptn_ft[61]         NA                      NA                              2.254       126.800      124.546
DMOUTWB_aptn_ft[62]         NA                      NA                              2.254       126.800      124.546
DMOUTWB_aptn_ft[63]         NA                      NA                              2.254       128.200      125.946
IMMID_11_to_20[12]          (no clock) (rising)     0.000(System_FB1_uA rising)     2.304       206.000      203.696
INSTRUCID_0_11[0]           clk (rising)            NA                              1.514       77.400       75.886 
INSTRUCID_0_11[1]           clk (rising)            NA                              1.514       77.400       75.886 
INSTRUCID_0_11[2]           clk (rising)            NA                              1.514       82.800       81.286 
INSTRUCID_0_11[3]           clk (rising)            NA                              1.514       82.800       81.286 
INSTRUCID_0_11[4]           clk (rising)            NA                              1.514       81.200       79.686 
INSTRUCID_0_11[5]           clk (rising)            NA                              1.514       82.800       81.286 
INSTRUCID_0_11[6]           clk (rising)            NA                              1.514       82.400       80.886 
INSTRUCID_0_11[7]           clk (rising)            NA                              1.514       107.900      106.386
INSTRUCID_0_11[8]           clk (rising)            NA                              1.514       103.300      101.786
INSTRUCID_0_11[9]           clk (rising)            NA                              1.514       103.600      102.086
INSTRUCID_0_11[10]          clk (rising)            NA                              1.514       103.600      102.086
INSTRUCID_0_11[11]          clk (rising)            NA                              1.514       103.700      102.186
INSTRUCID_15_26[15]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[16]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[17]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[18]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[19]         clk (rising)            NA                              1.514       93.500       91.986 
INSTRUCID_15_26[20]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[21]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[22]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[23]         clk (rising)            NA                              1.514       87.100       85.586 
INSTRUCID_15_26[24]         clk (rising)            NA                              1.514       93.500       91.986 
INSTRUCID_15_26[25]         clk (rising)            NA                              1.514       109.000      107.486
INSTRUCID_15_26[26]         clk (rising)            NA                              1.514       118.200      116.686
INSTRUCID_28_29[28]         clk (rising)            NA                              1.514       118.300      116.786
INSTRUCID_28_29[29]         clk (rising)            NA                              1.514       118.300      116.786
INSTRUCID_31[31]            clk (rising)            NA                              1.514       93.800       92.286 
MEMREADEX_aptn_ft           NA                      NA                              2.254       154.200      151.946
MEMREADMEM_aptn_ft_0        NA                      NA                              2.254       99.000       96.746 
REGWRITEWB_aptn_ft          NA                      NA                              2.254       210.500      208.246
WREX_aptn_ft[0]             NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft[1]             NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft[2]             NA                      NA                              2.254       153.100      150.846
WREX_aptn_ft[3]             NA                      NA                              2.254       153.100      150.846
WRITEDATAWB_aptn_ft[0]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[1]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[2]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[3]      NA                      NA                              2.254       107.300      105.046
WRITEDATAWB_aptn_ft[4]      NA                      NA                              2.254       107.300      105.046
WRITEDATAWB_aptn_ft[5]      NA                      NA                              2.254       107.300      105.046
WRITEDATAWB_aptn_ft[6]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[7]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[8]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[9]      NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[10]     NA                      NA                              2.254       107.500      105.246
WRITEDATAWB_aptn_ft[11]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[12]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[13]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[14]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[15]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[16]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[17]     NA                      NA                              2.254       107.700      105.446
WRITEDATAWB_aptn_ft[18]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[19]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[20]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[21]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[22]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[23]     NA                      NA                              2.254       108.000      105.746
WRITEDATAWB_aptn_ft[24]     NA                      NA                              2.254       107.800      105.546
WRITEDATAWB_aptn_ft[25]     NA                      NA                              2.254       107.800      105.546
WRITEDATAWB_aptn_ft[26]     NA                      NA                              2.254       107.800      105.546
WRITEDATAWB_aptn_ft[27]     NA                      NA                              2.254       107.900      105.646
WRITEDATAWB_aptn_ft[28]     NA                      NA                              2.254       107.900      105.646
WRITEDATAWB_aptn_ft[29]     NA                      NA                              2.254       107.900      105.646
WRITEDATAWB_aptn_ft[30]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[31]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[32]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[33]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[34]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[35]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[36]     NA                      NA                              2.254       108.100      105.846
WRITEDATAWB_aptn_ft[37]     NA                      NA                              2.254       108.200      105.946
WRITEDATAWB_aptn_ft[38]     NA                      NA                              2.254       108.200      105.946
WRITEDATAWB_aptn_ft[39]     NA                      NA                              2.254       108.200      105.946
WRITEDATAWB_aptn_ft[40]     NA                      NA                              2.254       108.200      105.946
WRITEDATAWB_aptn_ft[41]     NA                      NA                              2.254       108.200      105.946
WRITEDATAWB_aptn_ft[42]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[43]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[44]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[45]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[46]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[47]     NA                      NA                              2.254       108.500      106.246
WRITEDATAWB_aptn_ft[48]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[49]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[50]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[51]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[52]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[53]     NA                      NA                              2.254       108.800      106.546
WRITEDATAWB_aptn_ft[54]     NA                      NA                              2.254       109.100      106.846
WRITEDATAWB_aptn_ft[55]     NA                      NA                              2.254       109.100      106.846
WRITEDATAWB_aptn_ft[56]     NA                      NA                              2.254       109.100      106.846
WRITEDATAWB_aptn_ft[57]     NA                      NA                              2.254       109.300      107.046
WRITEDATAWB_aptn_ft[58]     NA                      NA                              2.254       109.300      107.046
WRITEDATAWB_aptn_ft[59]     NA                      NA                              2.254       109.300      107.046
WRITEDATAWB_aptn_ft[60]     NA                      NA                              2.254       109.600      107.346
WRITEDATAWB_aptn_ft[61]     NA                      NA                              2.254       109.600      107.346
WRITEDATAWB_aptn_ft[62]     NA                      NA                              2.254       109.600      107.346
WRITEDATAWB_aptn_ft[63]     NA                      NA                              2.254       110.700      108.446
WRMEM_aptn_ft_0[0]          NA                      NA                              2.254       98.600       96.346 
WRMEM_aptn_ft_0[1]          NA                      NA                              2.254       98.600       96.346 
WRMEM_aptn_ft_0[2]          NA                      NA                              2.254       97.200       94.946 
WRMEM_aptn_ft_0[3]          NA                      NA                              2.254       97.200       94.946 
WRMEM_aptn_ft_0[4]          NA                      NA                              2.254       100.900      98.646 
WRWB_aptn_ft[0]             NA                      NA                              2.254       107.200      104.946
WRWB_aptn_ft[1]             NA                      NA                              2.254       107.200      104.946
WRWB_aptn_ft[2]             NA                      NA                              2.254       107.200      104.946
WRWB_aptn_ft[3]             NA                      NA                              2.254       107.200      104.946
WRWB_aptn_ft[4]             NA                      NA                              2.254       112.600      110.346
rst_n                       clk (rising)            NA                              1.026       248.100      247.074
rst_n_aptn_s                clk (rising)            NA                              1.026       247.400      246.374
====================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                         Arrival           
Instance                           Reference     Type     Pin     Net               Time        Slack 
                                   Clock                                                              
------------------------------------------------------------------------------------------------------
dut_inst.ifid1.out_instruc[0]      clk           FDCE     Q       INSTRUCID[0]      0.050       75.886
dut_inst.ifid1.out_instruc[1]      clk           FDCE     Q       INSTRUCID[1]      0.050       75.886
dut_inst.ifid1.out_instruc[4]      clk           FDCE     Q       INSTRUCID[4]      0.050       79.686
dut_inst.ifid1.out_instruc[6]      clk           FDCE     Q       INSTRUCID[6]      0.050       80.886
dut_inst.ifid1.out_instruc[2]      clk           FDCE     Q       INSTRUCID[2]      0.050       81.286
dut_inst.ifid1.out_instruc[3]      clk           FDCE     Q       INSTRUCID[3]      0.050       81.286
dut_inst.ifid1.out_instruc[5]      clk           FDCE     Q       INSTRUCID[5]      0.050       81.286
dut_inst.ifid1.out_instruc[15]     clk           FDCE     Q       INSTRUCID[15]     0.050       85.586
dut_inst.ifid1.out_instruc[16]     clk           FDCE     Q       INSTRUCID[16]     0.050       85.586
dut_inst.ifid1.out_instruc[17]     clk           FDCE     Q       INSTRUCID[17]     0.050       85.586
======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                               Required           
Instance                   Reference     Type     Pin                     Net                     Time         Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[0]       INSTRUCID_0_11[0]       77.400       75.886
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[1]       INSTRUCID_0_11[1]       77.400       75.886
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[4]       INSTRUCID_0_11[4]       81.200       79.686
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[6]       INSTRUCID_0_11[6]       82.400       80.886
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[2]       INSTRUCID_0_11[2]       82.800       81.286
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[3]       INSTRUCID_0_11[3]       82.800       81.286
INSTRUCID_0_11[0:11]       clk           Port     INSTRUCID_0_11[5]       INSTRUCID_0_11[5]       82.800       81.286
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[15]     INSTRUCID_15_26[15]     87.100       85.586
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[16]     INSTRUCID_15_26[16]     87.100       85.586
INSTRUCID_15_26[15:26]     clk           Port     INSTRUCID_15_26[17]     INSTRUCID_15_26[17]     87.100       85.586
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      77.400
    = Required time:                         77.400

    - Propagation time:                      1.514
    = Slack (non-critical) :                 75.886

    Number of logic level(s):                1
    Starting point:                          dut_inst.ifid1.out_instruc[0] / Q
    Ending point:                            INSTRUCID_0_11[0:11] / INSTRUCID_0_11[0]
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 77.400002 (rise_from [get_clocks -include_generated_clocks clk] to p:INSTRUCID_0_11[0])

Instance / Net                             Pin                   Pin               Arrival     No. of    
Name                              Type     Name                  Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
dut_inst.ifid1.out_instruc[0]     FDCE     Q                     Out     0.050     0.050 r     -         
INSTRUCID[0]                      Net      -                     -       0.438     -           1         
INSTRUCID_0_11_obuf[0]            OBUF     I                     In      -         0.488 r     -         
INSTRUCID_0_11_obuf[0]            OBUF     O                     Out     1.026     1.514 r     -         
INSTRUCID_0_11[0]                 Net      -                     -       0.000     -           1         
INSTRUCID_0_11[0:11]              Port     INSTRUCID_0_11[0]     Out     -         1.514 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.514 is 1.076(71.0%) logic and 0.438(29.0%) route.




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                  Arrival          
Instance                                   Reference            Type     Pin     Net                 Time        Slack
                                           Clock                                                                      
----------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank61.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank62.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank69.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank60.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank71.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank69.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank60.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank61.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank71.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank62.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
======================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                    Required          
Instance                                      Reference            Type     Pin     Net                   Time         Slack
                                              Clock                                                                         
----------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank60.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank69.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank62.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank61.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank71.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank60.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank69.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank62.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank61.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank71.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.036

    - Propagation time:                      1.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.730

    Number of logic level(s):                3
    Starting point:                          hstdm_clkgen_1200_bank61.ar_locked.R1 / Q
    Ending point:                            hstdm_clkgen_1200_bank61.phy_en_delay.out / D
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank61.ar_locked.R1         FDP      Q        Out     0.050     0.050 r     -         
locked_inv_sync                               Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank61.bs_rst_2             LUT2     I1       In      -         0.577 r     -         
hstdm_clkgen_1200_bank61.bs_rst_2             LUT2     O        Out     0.029     0.606 r     -         
bs_rst_2                                      Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank61.N_4_mux_i            LUT2     I1       In      -         1.133 r     -         
hstdm_clkgen_1200_bank61.N_4_mux_i            LUT2     O        Out     0.029     1.162 r     -         
N_4_mux_i                                     Net      -        -       0.115     -           1         
hstdm_clkgen_1200_bank61.bs_rst_2_0           LUT3     I2       In      -         1.277 r     -         
hstdm_clkgen_1200_bank61.bs_rst_2_0           LUT3     O        Out     0.029     1.306 r     -         
bs_rst_2_0                                    Net      -        -       0.000     -           1         
hstdm_clkgen_1200_bank61.phy_en_delay.out     FD       D        In      -         1.306 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 1.270 is 0.101(8.0%) logic and 1.169(92.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank60_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                     Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                        Time        Slack
                                                                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A2_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A2_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A2_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A2_D_2.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A2_C_1.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A2_C_0.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A2_D_2.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_C_1.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A2_D_2.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     3.369        2.278
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A2_D_3.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_A2_D_3.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_A2_D_3.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_A2_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_A2_D_3.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank61_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                     Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                        Time        Slack
                                                                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A3_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A3_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A3_D_2.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A3_C_1.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A3_D_3.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A3_C_0.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank61_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A3_D_2.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_A3_D_3.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank61_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_C_1.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A3_D_2.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank61_div2     FD       D       data_to_serdes[2]     3.369        2.278
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A3_D_3.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank61_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank61_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A3_D_3.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_A3_D_3.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_A3_D_3.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_A3_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_A3_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_A3_D_3.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank62_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                     Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                        Time        Slack
                                                                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A4_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A4_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A4_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_A4_D_2.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A4_C_1.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A4_C_0.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank62_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_A4_D_2.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank62_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_C_1.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_A4_D_2.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank62_div2     FD       D       data_to_serdes[2]     3.369        2.278
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank62_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank62_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_A4_D_3.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_A4_D_3.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_A4_D_3.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_A4_D_3.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_A4_D_3.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank69_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                                     Arrival          
Instance                                                                             Reference                        Type     Pin     Net                                        Time        Slack
                                                                                     Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.050       2.756
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.050       2.756
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     0.050       2.756
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     0.050       2.756
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                                                Required          
Instance                                                                            Reference                        Type     Pin     Net                   Time         Slack
                                                                                    Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[0]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[0]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[1]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[1]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[2]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[2]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[3]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[3]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_P_18.tx_core.FF\.data_in[3]                                 hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[3]     3.369        2.278
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]     hstdm_txclk_1200_bank69_div2     FD       D       N_259_i               3.369        2.746
cpm_snd_HSTDM_4_FB1_AI1_P_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]     hstdm_txclk_1200_bank69_div2     FD       D       N_259_i               3.369        2.746
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_AI1_N_18.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                           Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_AI1_N_18.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_AI1_N_18.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                       Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_AI1_N_18.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                        Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_AI1_N_18.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank71_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                     Arrival          
Instance                                                                            Reference                        Type     Pin     Net                                        Time        Slack
                                                                                    Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_BI3_P_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_BI3_N_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_BI3_N_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.317
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_BI3_N_7.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_BI3_N_8.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_BI3_P_7.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_BI3_P_8.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_BI3_N_8.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_P_7.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_BI3_N_7.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[3]     3.369        2.278
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                          Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_BI3_P_8.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_BI3_P_8.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                      Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_BI3_P_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_BI3_P_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                       Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_BI3_P_8.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                          Arrival          
Instance                                                        Reference     Type     Pin     Net                                Time        Slack
                                                                Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]         umr2_clk      FDR      Q       infopipe_send_ack_set[0]           0.050       1.480
hstdm_memory.state[0]                                           umr2_clk      FD       Q       state[0]                           0.050       6.729
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[0]     0.050       6.745
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[1]     0.050       6.745
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[2]     0.050       6.745
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_ready_out     umr2_clk      FDR      Q       infopipe_rcv_inst.ready_bit[3]     0.050       6.745
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       mem_waddr_7[0]                     0.050       6.897
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       mem_waddr_7[1]                     0.050       6.897
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       address_received[2]                0.050       6.897
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[8]        umr2_clk      FDRE     Q       mem_waddr_7[3]                     0.050       6.897
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                    Required          
Instance                                      Reference     Type     Pin     Net                          Time         Slack
                                              Clock                                                                         
----------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1     umr2_clk      FD       D       infopipe_send_ack_set[0]     2.018        1.480
hstdm_memory.mem_waddr[0]                     umr2_clk      FD       D       m1_e_4                       10.036       6.729
hstdm_memory.mem_waddr[1]                     umr2_clk      FD       D       m1_e_3                       10.036       6.729
hstdm_memory.mem_waddr[2]                     umr2_clk      FD       D       m1_e_2                       10.036       6.729
hstdm_memory.mem_waddr[3]                     umr2_clk      FD       D       m1_e_1                       10.036       6.729
hstdm_memory.mem_waddr[4]                     umr2_clk      FD       D       m1_e_0                       10.036       6.729
hstdm_memory.mem_waddr[5]                     umr2_clk      FD       D       m1_e                         10.036       6.729
hstdm_memory.mem_wdata[0]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa              9.971        7.312
hstdm_memory.mem_wdata[1]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa              9.971        7.312
hstdm_memory.mem_wdata[2]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa              9.971        7.312
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.480

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR      Q        Out     0.050     0.050 r     -         
infopipe_send_ack_set[0]                                    Net      -        -       0.488     -           2         
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         0.537 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 0.520 is 0.032(6.1%) logic and 0.488(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                    Arrival          
Instance                                                   Reference     Type     Pin     Net                          Time        Slack
                                                           Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.rxrst                                     umr3_clk      FDS      Q       rxrst                        0.050       1.416
hstdm_controller.hstdm_ctrl_inst.command_ready_out         umr3_clk      FD       Q       hstdm_cmd_script_ready       0.050       1.475
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[1]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[1]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[3]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[3]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[4]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[4]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]     0.050       1.501
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[7]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[7]     0.050       1.501
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                               Required          
Instance                                               Reference     Type     Pin     Net                                     Time         Slack
                                                       Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.ar_infopipe_reset.R0                  umr3_clk      FDP      PRE     rxrst                                   1.954        1.416
hstdm_controller.ar_infopipe_reset.R1                  umr3_clk      FDP      PRE     rxrst                                   1.954        1.416
hstdm_controller.hstdm_cmd_script_ready_ff1            umr3_clk      FD       D       hstdm_cmd_script_ready                  2.018        1.475
hstdm_controller.infopipe_arbiter_inst.data_out[0]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[1]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[1]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[2]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[3]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[3]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[4]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[4]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[5]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]     2.036        1.501
hstdm_controller.infopipe_arbiter_inst.data_out[6]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]     2.036        1.501
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.954

    - Propagation time:                      0.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.416

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.rxrst / Q
    Ending point:                            hstdm_controller.ar_infopipe_reset.R0 / PRE
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
hstdm_controller.rxrst                    FDS      Q        Out     0.050     0.050 f     -         
rxrst                                     Net      -        -       0.488     -           2         
hstdm_controller.ar_infopipe_reset.R0     FDP      PRE      In      -         0.537 f     -         
====================================================================================================
Total path delay (propagation time + setup) of 0.584 is 0.096(16.4%) logic and 0.488(83.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_1       haps_system_memory_interface_enable_in             0.000       5.654
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       5.669
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[24]     haps_system_memory_interface_raddr_raw[24]         0.000       5.815
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[25]     haps_system_memory_interface_raddr_raw[25]         0.000       5.815
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_1           haps_system_memory_interface_wr_raw                0.000       5.815
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[26]     haps_system_memory_interface_raddr_raw[26]         0.000       5.887
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       5.983
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       5.983
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[0]      haps_system_memory_interface_raddr_raw[0]          0.000       6.240
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[1]      haps_system_memory_interface_raddr_raw[1]          0.000       6.259
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                        Required          
Instance                                                       Reference     Type         Pin          Net                                     Time         Slack
                                                               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[0]     wr_to_memory                            7.307        5.654
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[1]     wr_to_memory                            7.307        5.654
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[2]     wr_to_memory                            7.307        5.654
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[3]     wr_to_memory                            7.307        5.654
hstdm_memory.memory_core.rd_addr_to_memory[26]                 System        FDE          D            memory_core.rd_addr_to_memory_s[26]     8.018        5.669
hstdm_memory.memory_core.rd_addr_to_memory[25]                 System        FDE          D            memory_core.rd_addr_to_memory_s[25]     8.018        5.670
hstdm_memory.memory_core.rd_addr_to_memory[27]                 System        FDE          D            memory_core.rd_addr_to_memory_s[27]     8.036        5.671
hstdm_memory.memory_core.rd_addr_to_memory[24]                 System        FDE          D            memory_core.rd_addr_to_memory_s[24]     8.018        5.672
hstdm_memory.memory_core.rd_addr_to_memory[22]                 System        FDE          D            memory_core.rd_addr_to_memory_s[22]     8.018        5.683
hstdm_memory.memory_core.rd_addr_to_memory[20]                 System        FDE          D            memory_core.rd_addr_to_memory_s[20]     8.018        5.683
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.693
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.307

    - Propagation time:                      1.653
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.654

    Number of logic level(s):                1
    Starting point:                          sysip_inst.bsa19_system_ip_u / capim2_enable_out_1
    Ending point:                            haps_system_memory.memory_core.memory_inst_memory_inst_0_0 / WEBWE[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLKBWRCLK

Instance / Net                                                                        Pin                     Pin               Arrival     No. of    
Name                                                              Type                Name                    Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                      bsa19_system_ip     capim2_enable_out_1     Out     0.000     0.000 r     -         
haps_system_memory_interface_enable_in                            Net                 -                       -       0.808     -           37        
haps_system_memory.haps_system_memory_write_control_inst.m268     LUT6                I1                      In      -         0.808 r     -         
haps_system_memory.haps_system_memory_write_control_inst.m268     LUT6                O                       Out     0.081     0.888 r     -         
wr_to_memory                                                      Net                 -                       -       0.764     -           4         
haps_system_memory.memory_core.memory_inst_memory_inst_0_0        RAMB18E2            WEBWE[0]                In      -         1.653 r     -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 2.346 is 0.774(33.0%) logic and 1.572(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                           Arrival           
Instance                Reference     Type     Pin                   Net                   Time        Slack 
                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------
PCSRCID                 NA            Port     PCSRCID               PCSRCID               0.000       56.097
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[62]     ADDOUTID_63_0[62]     0.000       63.955
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[59]     ADDOUTID_63_0[59]     0.000       64.129
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[61]     ADDOUTID_63_0[61]     0.000       64.155
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[58]     ADDOUTID_63_0[58]     0.000       64.228
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[54]     ADDOUTID_63_0[54]     0.000       64.279
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[56]     ADDOUTID_63_0[56]     0.000       64.303
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[57]     ADDOUTID_63_0[57]     0.000       64.326
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[55]     ADDOUTID_63_0[55]     0.000       64.400
ADDOUTID_63_0[63:0]     NA            Port     ADDOUTID_63_0[50]     ADDOUTID_63_0[50]     0.000       64.553
=============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                               Required           
Instance                          Reference     Type     Pin     Net     Time         Slack 
                                  Clock                                                     
--------------------------------------------------------------------------------------------
dut_inst.ifid1.out_instruc[0]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[1]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[2]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[3]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[4]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[5]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[6]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[7]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[8]     NA            FDCE     CE      N_5     59.271       56.097
dut_inst.ifid1.out_instruc[9]     NA            FDCE     CE      N_5     59.271       56.097
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      59.300
    - Setup time:                            0.029
    = Required time:                         59.271

    - Propagation time:                      3.173
    = Slack (non-critical) :                 56.097

    Number of logic level(s):                2
    Starting point:                          PCSRCID / PCSRCID
    Ending point:                            dut_inst.ifid1.out_instruc[0] / CE
    The start point is clocked by            NA
    The end   point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 59.299999 (from p:PCSRCID rise_to [get_clocks -include_generated_clocks clk])

Instance / Net                             Pin         Pin               Arrival     No. of    
Name                              Type     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PCSRCID                           Port     PCSRCID     In      0.000     0.000 r     -         
PCSRCID                           Net      -           -       0.000     -           1         
PCSRCID_ibuf                      IBUF     I           In      -         0.000 r     -         
PCSRCID_ibuf                      IBUF     O           Out     0.790     0.790 r     -         
PCSRCID_c                         Net      -           -       1.169     -           161       
dut_inst.ifid1.un1_hazard_i_0     LUT2     I1          In      -         1.960 r     -         
dut_inst.ifid1.un1_hazard_i_0     LUT2     O           Out     0.029     1.989 r     -         
N_5                               Net      -           -       1.185     -           96        
dut_inst.ifid1.out_instruc[0]     FDCE     CE          In      -         3.173 r     -         
===============================================================================================
Total path delay (propagation time + setup) of 3.203 is 0.848(26.5%) logic and 2.354(73.5%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied
Writing compile point status file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/map/m0/FB1_uA/cpprop

Summary of Compile Points :
*************************** 
Name       Status     Reason     
---------------------------------
FB1_uA     Mapped     No database
=================================

Process took 0h:01m:29s realtime, 0h:01m:28s cputime
# Sun Apr  9 22:46:22 2023

###########################################################]
