\documentclass[conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it
% out.
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}

\usepackage{pdfpages}
\usepackage{steinmetz} % for imaginary numbers
\usepackage[utf8]{inputenc}
\usepackage[english]{babel}
\usepackage[]{amsmath}
\usepackage[]{amssymb}
\usepackage{amsfonts}
\usepackage{hyperref}
\usepackage{graphicx}   % for graphics
\usepackage{xcolor}
\usepackage{float}
\usepackage[font=small,skip=0pt]{caption}
\usepackage{mathtools}
\usepackage{multirow}
\usepackage{multicol}
\usepackage[normalem]{ulem}
\useunder{\uline}{\ul}{}
\DeclarePairedDelimiter{\ceil}{\lceil}{\rceil}

\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{4}

% \setlength{\parindent}{0em} % remove para indents \setlength{\parskip}{1em}

\title{ECE4580 Final Project: \\ Cartoonification Application \\\vspace*{20pt} \normalsize \today}

\author{\IEEEauthorblockN{Mihir Savadi}
\IEEEauthorblockA{\textit{The Bradley Department of} \\ \textit{Electrical and Computer Engineering} \\
\textit{Virginia Tech}\\
Blacksburg, VA, USA \\
mihirsavadi1@vt.edu} }

\begin{document}

    \maketitle
    \IEEEpubid{\today{}\space(\currenttime)}

    % to get page numbers to show up.
    \thispagestyle{plain}
    \pagestyle{plain}

    % \begin{abstract}
    %     This is the report summarizing the development and architecture of m implementation of the ECE4540 VLSI
    %     Circuit Design final project.
    % \end{abstract}

    % \tableofcontents

    \newpage

    \section{The Problem}
    

    \section{Approach}


    \section{Experimental Results}


    \begin{thebibliography}{9}

        \bibitem{mihirlab2vlsi4540}
            M. Savadi, "ECE4540: VLSI Circuit Design, Lab 2: CMOS Combinational Circuits", Blacksburg, VA, 2021.
        
    \end{thebibliography}

    % \appendices
    % \section{High-level Verification Verilog and Python files, and testbench screenshot} 
    %     \includepdf[pages=-]{verilog_files/verificationFiles.pdf}
    
\end{document}
