/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [18:0] _01_;
  reg [3:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [47:0] celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire [8:0] celloutsig_0_45z;
  wire [25:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_29z & celloutsig_0_50z[1]);
  assign celloutsig_0_97z = ~(celloutsig_0_71z[8] & celloutsig_0_2z[5]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z & celloutsig_0_7z);
  assign celloutsig_1_6z = ~(_00_ & celloutsig_1_0z[13]);
  assign celloutsig_1_18z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_23z = ~(celloutsig_0_7z & celloutsig_0_17z[1]);
  assign celloutsig_0_30z = ~(celloutsig_0_0z & celloutsig_0_18z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_2z[8]) & in_data[76]);
  assign celloutsig_1_19z = ~((celloutsig_1_10z[15] | celloutsig_1_18z) & celloutsig_1_5z);
  assign celloutsig_0_1z = ~((in_data[54] | celloutsig_0_0z) & in_data[38]);
  assign celloutsig_0_25z = ~((celloutsig_0_23z | celloutsig_0_18z) & celloutsig_0_6z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_28z[3:1], celloutsig_0_6z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_3z[3:0];
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 10'h000;
    else _17_ <= in_data[159:150];
  assign { _00_, _03_[8:0] } = _17_;
  assign celloutsig_0_14z = { celloutsig_0_11z[1:0], celloutsig_0_13z } / { 1'h1, celloutsig_0_2z[5:4] };
  assign celloutsig_0_15z = celloutsig_0_11z[7:1] / { 1'h1, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_38z = celloutsig_0_16z == { celloutsig_0_34z[12:9], celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_4z[2:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z } == in_data[49:41];
  assign celloutsig_0_0z = in_data[10:5] <= in_data[52:47];
  assign celloutsig_0_29z = { celloutsig_0_14z[0], _02_, celloutsig_0_25z } <= { celloutsig_0_19z[2], _02_, celloutsig_0_0z };
  assign celloutsig_0_43z = in_data[32:30] % { 1'h1, celloutsig_0_14z[1:0] };
  assign celloutsig_0_50z = celloutsig_0_48z[11:5] % { 1'h1, celloutsig_0_11z[6:2], celloutsig_0_27z };
  assign celloutsig_0_8z = celloutsig_0_4z[5:2] % { 1'h1, celloutsig_0_2z[6:5], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z[4], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, celloutsig_0_17z[1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[73:62] % { 1'h1, in_data[68:65], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_48z = { _01_[18:9], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_43z, celloutsig_0_37z } * { in_data[89:69], celloutsig_0_8z, celloutsig_0_30z };
  assign celloutsig_0_21z = { celloutsig_0_10z[8:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } * { celloutsig_0_20z[34:17], celloutsig_0_19z };
  assign celloutsig_0_34z = celloutsig_0_21z[8] ? celloutsig_0_3z[13:1] : { celloutsig_0_21z[20:9], 1'h0 };
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[21:15] : celloutsig_0_3z[12:6];
  assign celloutsig_0_45z = celloutsig_0_19z[1] ? { celloutsig_0_20z[40:34], celloutsig_0_18z, celloutsig_0_37z } : celloutsig_0_32z;
  assign celloutsig_0_71z = celloutsig_0_45z[4] ? { celloutsig_0_11z[6:2], celloutsig_0_54z, celloutsig_0_8z } : { celloutsig_0_61z, celloutsig_0_38z };
  assign celloutsig_0_17z = celloutsig_0_3z[14] ? in_data[57:55] : celloutsig_0_16z[5:3];
  assign celloutsig_1_7z = in_data[119:113] !== { _03_[2:1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_16z[5:2], celloutsig_0_17z } !== celloutsig_0_4z;
  assign celloutsig_1_10z = ~ { in_data[167:160], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_19z = ~ { celloutsig_0_15z[0], _02_ };
  assign celloutsig_0_28z = ~ { celloutsig_0_21z[18:12], celloutsig_0_9z };
  assign celloutsig_0_32z = in_data[36:28] | { celloutsig_0_20z[9], celloutsig_0_15z, celloutsig_0_27z };
  assign celloutsig_0_3z = in_data[81:67] | { in_data[68:56], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = ^ { in_data[75:68], celloutsig_0_1z };
  assign celloutsig_1_1z = ^ in_data[117:114];
  assign celloutsig_0_11z = { in_data[32:26], celloutsig_0_7z } >> celloutsig_0_2z[11:4];
  assign celloutsig_0_12z = celloutsig_0_3z[11:7] >> celloutsig_0_2z[7:3];
  assign celloutsig_0_16z = celloutsig_0_10z[10:5] >> celloutsig_0_11z[7:2];
  assign celloutsig_0_61z = _01_[18:10] ^ { celloutsig_0_20z[11:10], celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[135:121] ^ in_data[179:165];
  assign celloutsig_0_10z = celloutsig_0_3z[11:1] ^ in_data[13:3];
  assign celloutsig_0_37z = ~((celloutsig_0_12z[4] & celloutsig_0_22z) | _02_[2]);
  assign celloutsig_0_98z = ~((celloutsig_0_19z[3] & celloutsig_0_15z[6]) | celloutsig_0_1z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[5] & celloutsig_1_1z) | celloutsig_1_0z[13]);
  assign celloutsig_1_3z = ~((in_data[189] & in_data[139]) | celloutsig_1_0z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & _00_) | celloutsig_1_1z);
  assign celloutsig_0_13z = ~((celloutsig_0_11z[7] & _02_[1]) | in_data[64]);
  assign celloutsig_0_27z = ~((celloutsig_0_2z[11] & celloutsig_0_11z[0]) | _02_[2]);
  assign _03_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
