;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	ADD 210, 60
	SUB 421, 1
	ADD 270, 60
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMN -77, #850
	SLT 12, @510
	JMN -77, #850
	ADD -130, 9
	JMN -77, #850
	JMP -7, -20
	JMP -7, -20
	SLT 1, <-0
	SPL @12, #20
	SUB 10, 9
	SLT 701, 7
	MOV #17, @108
	JMN @12, #200
	JMN @12, #200
	SUB @107, 105
	SUB #17, @108
	SUB #17, @108
	SUB @107, 105
	JMN -477, #850
	SUB #-1, <-2
	SLT 12, @510
	MOV @121, 306
	MOV @121, 306
	SUB @107, 105
	MOV #0, -14
	SLT 1, <-0
	SPL @12, #20
	MOV -1, <-26
	MOV @121, 306
	SLT 12, @510
	JMZ 0, -14
	SUB #-12, @1
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	JMZ 521, 1
	SPL -9, @-12
	SUB #1, <-51
	MOV -1, <-26
