{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630510372854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630510372864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 11:32:52 2021 " "Processing started: Wed Sep 01 11:32:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630510372864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630510372864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment7 -c Assignment7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment7 -c Assignment7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630510372864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630510373501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630510373501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment7.vhd 4 2 " "Found 4 design units, including 2 entities, in source file assignment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Assignment7-Behavior " "Found design unit 1: Assignment7-Behavior" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630510388154 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd7seg-Behavior " "Found design unit 2: bcd7seg-Behavior" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630510388154 ""} { "Info" "ISGN_ENTITY_NAME" "1 Assignment7 " "Found entity 1: Assignment7" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630510388154 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd7seg " "Found entity 2: bcd7seg" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630510388154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630510388154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Assignment7 " "Elaborating entity \"Assignment7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630510388212 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 Assignment7.vhd(15) " "VHDL Signal Declaration warning at Assignment7.vhd(15): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Assignment7.vhd(15) " "VHDL Signal Declaration warning at Assignment7.vhd(15): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Assignment7.vhd(15) " "VHDL Signal Declaration warning at Assignment7.vhd(15): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 Assignment7.vhd(15) " "VHDL Signal Declaration warning at Assignment7.vhd(15): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Assignment7.vhd(15) " "VHDL Signal Declaration warning at Assignment7.vhd(15): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0 Assignment7.vhd(26) " "Verilog HDL or VHDL warning at Assignment7.vhd(26): object \"S0\" assigned a value but never read" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1 Assignment7.vhd(27) " "Verilog HDL or VHDL warning at Assignment7.vhd(27): object \"S1\" assigned a value but never read" {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630510388214 "|Assignment7"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0\" 1 5 Assignment7.vhd(45) " "VHDL Expression error at Assignment7.vhd(45): expression \"\"0\"\" has 1 elements ; expected 5 elements." {  } { { "Assignment7.vhd" "" { Text "C:/Users/somenerd/Documents/GitHub/CE210/Assignment_7/Assignment7.vhd" 45 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1630510388214 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630510388214 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630510388354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 01 11:33:08 2021 " "Processing ended: Wed Sep 01 11:33:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630510388354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630510388354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630510388354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630510388354 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630510389088 ""}
