// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config17_s (
        ap_ready,
        p_read2,
        ap_return
);


output   ap_ready;
input  [7:0] p_read2;
output  [7:0] ap_return;

wire  signed [10:0] mul_ln1270_fu_34_p1;
wire   [16:0] mul_ln1270_fu_34_p2;
wire   [7:0] trunc_ln_fu_62_p4;

GN_inference_mul_8s_11s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 17 ))
mul_8s_11s_17_1_1_U18(
    .din0(p_read2),
    .din1(mul_ln1270_fu_34_p1),
    .dout(mul_ln1270_fu_34_p2)
);

assign ap_ready = 1'b1;

assign trunc_ln_fu_62_p4 = {{mul_ln1270_fu_34_p2[16:9]}};

assign ap_return = ($signed(trunc_ln_fu_62_p4) + $signed(8'd255));

assign mul_ln1270_fu_34_p1 = 17'd130375;

endmodule //GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config17_s
