import struct
import numpy as np
import os
from typing import Sequence, List

from .misc.memory import Memory
from .components.scalar_register_file import ScalarRegisterFile
from .components.vector_register_file import VectorRegisterFile
from .components.execute import ExecuteUnit
from .components.scpad import Scratchpad
from .components.scpad_ls import *
from .components.decode import decode_packet

def apply_mask(
        v1: np.ndarray, #the old vector
        v2: np.ndarray, #the new vector
        mask: int) -> np.ndarray:
    v1 = np.asarray(v1)
    v2 = np.asarray(v2)

    assert v1.shape == v2.shape, "Vectors must be same shape"

    # Create boolean mask vector from scalar mask
    # bit i of mask applies to lane i
    mask_vec = ((mask >> np.arange(v1.size)) & 1).astype(bool)

    # Select values
    return np.where(mask_vec, v2, v1)

def fp32_to_hex(f):
    return struct.unpack('<I', struct.pack('<f', f))[0]

def hex_to_fp32(x):
    return struct.unpack('<f', struct.pack('<I', x & 0xFFFFFFFF))[0]

def apply_imm_vector_op(
    imm: int,
    vs: Sequence[np.float32],
    r_in: np.float32,
) -> List[np.float32]:
    # Immediate field extraction
    imm6 = (imm >> 6) & 1
    imm5 = (imm >> 5) & 1
    idx  = imm & 0b1_1111  # imm[0:4]

    vl = len(vs)
    zero = np.float32(0.0)

    vd: List[np.float32] = [zero] * vl

    for i in range(vl):
        if imm6:
            vd[i] = r_in
        elif imm5:
            vd[i] = r_in if i == idx else zero
        else:
            vd[i] = r_in if i == idx else vs[i]

    return vd


def run(mem: Memory, sregs: ScalarRegisterFile, mregs: ScalarRegisterFile, vregs: VectorRegisterFile, SP0: Scratchpad, SP1: Scratchpad, 
        EU: ExecuteUnit, pc: int, packet_length: int,
        out_file: str = "../out/output_mem.txt", out_sreg_file: str = "../out/output_sregs.txt", 
        out_vreg_file: str = "../out/output_vregs.txt", out_mreg_file: str = "../out/output_mregs.txt", 
    out_scpad_file0: str = "../out/output_scpad0.txt", out_scpad_file1: str = "../out/output_scpad1.txt",
    out_perf_file: str = "../out/output_perf_metrics.txt",
        debug: bool = False):
        
    pc_increment = packet_length * 6

    # m0 is hardwired to all-ones in Atalla hardware; ScalarRegisterFile
    # returns 0 for register 0, so force-write m0 and patch its read.
    _orig_mregs_read = mregs.read
    def _mregs_read(idx):
        return 0xFFFFFFFF if idx == 0 else _orig_mregs_read(idx)
    mregs.read = _mregs_read

    gemm_weights = np.zeros((32, 32))
    num_weights = 0
    _gemm_ran = False

    tile_id0 = 0
    tile_id1 = 1
    tileID0Dict = {}
    tileID1Dict = {}

    # Flat storage for compiler-generated vector spills (addresses outside
    # normal scratchpad tile range, e.g. stack-relative from x33).
    _vec_spill_mem = {}

    cycle_count = 0
    instr_count = 0
    packet_count = 0
    branch_count = 0
    mem_ops = 0
    gemm_count = 0
    sdma_count = 0

    halt = False
    while (not(halt)):
        dec_packet = decode_packet(packet=mem.read_instr(pc), packet_length=packet_length, debug=debug)

        if debug: 
            print(f"PC: 0x{pc:08X}")
            print(f"Decoded packet: {dec_packet}")

        cycle_count += 1
        packet_count += 1
        br = False

        for inst in dec_packet:
            m = inst['mnemonic']
            if(m == "nop.s" or m == "barrier.s"):
                continue

            instr_count += 1

            if(m == "halt.s"):
                halt = True
            elif (m == "jal" or m == "jalr" or inst['type'] == "BR"):
                branch_count += 1
                br = True
                if(m == "jal"):
                    brtarg = pc + (inst['imm'])
                    sregs.write(inst['rd'], pc + pc_increment)
                elif (m == "jalr"):
                    brtarg = sregs.read(inst['rs1']) + (inst['imm'])
                    sregs.write(inst['rd'], pc + pc_increment)
                elif (m == "beq.s"):
                    if(sregs.read(inst['rs1']) == sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
                elif (m == "bne.s"):
                    if(sregs.read(inst['rs1']) != sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
                elif (m == "blt.s"):
                    if(sregs.read(inst['rs1']) < sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
                elif (m == "bge.s"):
                    if(sregs.read(inst['rs1']) >= sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
                elif (m == "bgt.s"):
                    if(sregs.read(inst['rs1']) > sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
                elif (m == "ble.s"):
                    if(sregs.read(inst['rs1']) <= sregs.read(inst['rs2'])):
                        brtarg = pc + (inst['imm'])
                    else:
                        brtarg = pc + pc_increment
                    sregs.write(inst['rs1'], sregs.read(inst['rs1']) + inst['incr_imm'])
            elif (m == "lw.s"):
                sregs.write(inst['rd'], mem.read_data(sregs.read(inst['rs1']) + inst['imm']))
            elif (m == "sw.s"):
                mem.write_data(sregs.read(inst['rs1']) + inst['imm'], sregs.read(inst['rd']))
            elif (m == "lhw.s"):
                temp = mem.read_data(sregs.read(inst['rs1']) + inst['imm'])
                temp = temp << 16
                if debug: print(temp)
                sregs.write(inst['rd'], temp)
            elif (m == "shw.s"):
                temp = sregs.read(inst['rd'])
                temp = temp >> 16
                mem.write_data(sregs.read(inst['rs1']) + inst['imm'], temp)
            #vector load/store here
            elif m == "vreg.ld":
                addr = sregs.read(inst['rs1'])
                rc_id_val = sregs.read(inst['rc_id']) if inst.get('rc_id_is_reg', 0) else inst['rc_id']
                is_spill = addr < 0 or addr >= SP0.B * SP0.S
                if debug:
                    print(f"  vreg.ld v{inst['vd']}: addr={addr} (x{inst['rs1']}), sid={inst['sid']}, spill={'Y' if is_spill else 'N'}")
                if is_spill:
                    vec_data = _vec_spill_mem.get(addr, [0] * 32)
                    vregs.write(inst['vd'], vec_data)
                else:
                    target_sp = SP1 if inst['sid'] == 1 else SP0
                    scpad_to_vreg(
                        scpad=target_sp, vregs=vregs,
                        scpad_addr=addr, vd=inst['vd'],
                        rc=inst['rc'], rc_id=rc_id_val,
                        num_rows=inst['num_rows'],
                        num_cols=inst['num_cols']
                    )

            elif m == "vreg.st":
                addr = sregs.read(inst['rs1'])
                rc_id_val = sregs.read(inst['rc_id']) if inst.get('rc_id_is_reg', 0) else inst['rc_id']
                if addr < 0 or addr >= SP0.B * SP0.S:
                    _vec_spill_mem[addr] = vregs.read(inst['vd'])
                else:
                    target_sp = SP1 if inst['sid'] == 1 else SP0
                    vreg_to_scpad(
                        scpad=target_sp, vregs=vregs,
                        scpad_addr=addr, vs=inst['vd'],
                        rc=inst['rc'], rc_id=rc_id_val,
                        num_rows=inst['num_rows'],
                        num_cols=inst['num_cols']
                    )

            #scpad load/store here

            elif (m == "scpad.ld"):
                sdma_count += 1
                mem_ops += 1
                # 3-reg format: unpack sdma_ctl from register
                if inst.get('sdma_ctl_from_reg'):
                    ctl = sregs.read(inst['rs3'])
                    inst = dict(inst)
                    inst['sid'] = (ctl >> 30) & 0x3
                    inst['num_rows'] = (ctl >> 25) & 0x1F
                    inst['num_cols'] = (ctl >> 20) & 0x1F
                    if debug:
                        print(f"  scpad.ld 3-reg: ctl=0x{ctl & 0xFFFFFFFF:08X} sid={inst['sid']} NR={inst['num_rows']} NC={inst['num_cols']} gmem={sregs.read(inst['rs2'])} sp_row={sregs.read(inst['rs1/rd1'])}")
                if inst['sid'] == 0:
                    if(inst['rs1/rd1'] in tileID0Dict.keys()):
                        localID = tileID0Dict[inst['rs1/rd1']]
                    else:
                        tile_id0 += 1
                        tileID0Dict[inst['rs1/rd1']] = tile_id0
                        localID = tileID0Dict[inst['rs1/rd1']]
                    sdma_load(gmem=mem, scpad=SP0, gmem_base=sregs.read(inst['rs2']), scpad_base_row=int(sregs.read(inst['rs1/rd1'])), tile_id=localID, NR=inst['num_rows'], NC=inst['num_cols'], perf_metrics=EU.perf_metrics)
                elif inst['sid'] == 1:
                    if(inst['rs1/rd1'] in tileID1Dict.keys()):
                        localID = tileID1Dict[inst['rs1/rd1']]
                    else:
                        tile_id1 += 1
                        tileID1Dict[inst['rs1/rd1']] = tile_id1
                        localID = tileID1Dict[inst['rs1/rd1']]
                    sdma_load(gmem=mem, scpad=SP1, gmem_base=sregs.read(inst['rs2']), scpad_base_row=int(sregs.read(inst['rs1/rd1'])), tile_id=localID, NR=inst['num_rows'], NC=inst['num_cols'], perf_metrics=EU.perf_metrics)

            elif (m == "scpad.st"):
                sdma_count += 1
                mem_ops += 1
                if inst.get('sdma_ctl_from_reg'):
                    ctl = sregs.read(inst['rs3'])
                    inst = dict(inst)
                    inst['sid'] = (ctl >> 30) & 0x3
                    inst['num_rows'] = (ctl >> 25) & 0x1F
                    inst['num_cols'] = (ctl >> 20) & 0x1F
                if inst['sid'] == 0:
                    if(inst['rs1/rd1'] in tileID0Dict.keys()):
                        localID = tileID0Dict[inst['rs1/rd1']]
                    else:
                        tile_id0 += 1
                        tileID0Dict[inst['rs1/rd1']] = tile_id0
                        localID = tileID0Dict[inst['rs1/rd1']]
                    sdma_store(gmem=mem, scpad=SP0, scpad_base_row=int(sregs.read(inst['rs1/rd1'])), gmem_base=sregs.read(inst['rs2']), tile_id=tile_id0, NR=inst['num_rows'], NC=inst['num_cols'])
                elif inst['sid'] == 1:
                    if(inst['rs1/rd1'] in tileID1Dict.keys()):
                        localID = tileID1Dict[inst['rs1/rd1']]
                    else:
                        tile_id1 += 1
                        tileID1Dict[inst['rs1/rd1']] = tile_id1
                        localID = tileID1Dict[inst['rs1/rd1']]
                    sdma_store(gmem=mem, scpad=SP1, scpad_base_row=int(sregs.read(inst['rs1/rd1'])), gmem_base=sregs.read(inst['rs2']), tile_id=tile_id1, NR=inst['num_rows'], NC=inst['num_cols'])
            elif (m == "lui.s"): 
                if debug: print(inst['imm'])
                sregs.write(inst['rd'], (inst['imm']) << 7)
            elif (m == "li.s"):
                imm = inst['imm']
                if imm >= (1 << 24):
                    imm -= (1 << 25)
                sregs.write(inst['rd'], imm & 0xFFFFFFFF)
            elif (m == "mv.mts"):
                sregs.write(inst['rd'], mregs.read(inst['vms']))
            elif (m == "mv.stm"):
                mregs.write(inst['vmd'], sregs.read(inst['rs1']))
            elif m in ("add.s", "addi.s", "add.bf"):
                if(m == "add.s" or m == "add.bf"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                    if(m == "add.bf"):
                        src1 = hex_to_fp32(src1)
                        src2 = hex_to_fp32(src2)
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                if(m == "add.bf"):
                    WBdata = fp32_to_hex(WBdata)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("sub.s", "subi.s", "sub.bf"):
                if(m == "sub.s" or m == "sub.bf"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                    if(m == "sub.bf"):
                        src1 = hex_to_fp32(src1)
                        src2 = hex_to_fp32(src2)
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                if(m == "sub.bf"):
                    WBdata = fp32_to_hex(WBdata)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("mul.s", "muli.s", "mul.bf"):
                if(m == "mul.s" or m == "mul.bf"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                    if(m == "mul.bf"):
                        src1 = hex_to_fp32(src1)
                        src2 = hex_to_fp32(src2)
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                if(m == "mul.bf"):
                    WBdata = fp32_to_hex(WBdata)
                sregs.write(inst['rd'], int(WBdata))
            elif m == "divi.s":
                src1 = sregs.read(inst['rs1'])
                src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m == "rcp.bf":
                src1 = sregs.read(inst['rs1'])
                src1 = hex_to_fp32(src1)
                WBdata = EU.execute(m, sA=src1)
                WBdata = fp32_to_hex(WBdata)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("mod.s", "modi.s"):
                if(m == "mod.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("or.s", "ori.s"):
                if(m == "or.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("and.s", "andi.s"):
                if(m == "and.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("xor.s", "xori.s"):
                if(m == "xor.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("sll.s", "slli.s"):
                if(m == "sll.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("srl.s", "srli.s"):
                if(m == "srl.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("sra.s", "srai.s"):
                if(m == "sra.s"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("slt.s", "slti.s", "slt.bf"):
                if(m == "slt.s" or m == "slt.bf"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                    if(m == "slt.bf"):
                        src1 = hex_to_fp32(src1)
                        src2 = hex_to_fp32(src2)
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m in ("sltu.s", "sltui.s", "sltu.bf"):
                if(m == "sltu.s" or m == "sltu.bf"):
                    src1 = sregs.read(inst['rs1'])
                    src2 = sregs.read(inst['rs2'])
                    if(m == "sltu.bf"):
                        src1 = hex_to_fp32(src1)
                        src2 = hex_to_fp32(src2)
                else:
                    src1 = sregs.read(inst['rs1'])
                    src2 = inst['imm']
                WBdata = EU.execute(m, sA=src1, sB=src2)
                sregs.write(inst['rd'], int(WBdata))
            elif m == "stbf.s":
                src1 = sregs.read(inst['rs1'])
                src1 = np.float32(src1)
                temp = fp32_to_hex(src1)
                sregs.write(inst['rd'], int(temp))
            elif m == "bfts.s":
                src1 = sregs.read(inst['rs1'])
                src1 = hex_to_fp32(src1)
                src1 = np.int32(src1)
                sregs.write(inst['rd'], int(src1))
            # ---------------- VV (Vector-Vector) ----------------
            elif m.endswith(".vv"):
                # ------------ GEMM ------------------------------
                if (m == "gemm.vv"):
                    gemm_count += 1
                    _gemm_ran = True
                    v_in = vregs.read(inst['vs1'])
                    v_acc = vregs.read(inst['vs2'])
                    # lw.vi stores rows as columns so gemm_weights = W^T;
                    # W^T @ v_in == v_in @ W (correct matmul).
                    result = gemm_weights @ v_in + v_acc
                    
                    if debug:
                        import numpy as _np
                        print(f"  gemm.vv: vs1(v{inst['vs1']}) nz={_np.count_nonzero(v_in)}, "
                              f"vs2(v{inst['vs2']}) nz={_np.count_nonzero(v_acc)}, "
                              f"result[:3]={result[:3]}")
                    vregs.write(inst['vd'], result)
                else:
                    src1 = vregs.read(inst['vs1'])
                    src2 = vregs.read(inst['vs2'])
                    WBdata = EU.execute(m, vA=src1, vB=src2, slr=0)
                    mask = mregs.read(inst['mask'])
                    old_vec = vregs.read(inst['vd'])
                    new_vec = apply_mask(v1=old_vec, v2=WBdata, mask=mask)
                    vregs.write(inst['vd'], new_vec)
            # ---------------- MVV (Vector-Vector) ---------------
            elif m.endswith(".mvv"):
                src1 = vregs.read(inst['vs1'])
                src2 = vregs.read(inst['vs2'])
                WBdata = EU.execute(m, vA=src1, vB=src2, slr=0)
                mask = mregs.read(inst['mask'])
                old_vec = mregs.read(inst['vmd'])
                bits = format(old_vec & 0xFFFFFFFF, '032b')
                bit_vector = [int(b) for b in bits]
                new_vec = apply_mask(v1=bit_vector, v2=WBdata, mask=mask)
                new_vec = new_vec.astype(np.uint32)
                value = np.uint32(0)
                for i, bit in enumerate(new_vec):
                    value |= bit << i
                mregs.write(inst['vmd'], value)
            # ---------------- VI (WEIGHTS ONLY) ----------------
            elif (m == "lw.vi"):
                src1 = vregs.read(inst['vs1'])
                if debug:
                    nz = sum(1 for x in src1 if x != 0 and x != '')
                    print(f"  lw.vi: v{inst['vs1']} nonzero={nz} first5={src1[:5]}")
    
                if _gemm_ran:
                    gemm_weights[:] = 0
                    num_weights = 0
                    _gemm_ran = False
                gemm_weights[:, num_weights % 32] = src1
                num_weights += 1
            elif (m == "vmov.vts"):
                src1 = vregs.read(inst['vs1'])
                temp = fp32_to_hex(src1[inst['imm8']])
                sregs.write(inst['rd'], temp)
            # ---------------- VI (Vector-Immediate) ----------------
            elif m.endswith(".vi") and (m != "lw.vi"):
                src1 = vregs.read(inst['vs1'])
                src2 = inst['imm']
                nmask = mregs.read(inst['mask'])
                if(m == 'shift.vi'):
                    slr = (src2 >> 5) & 0b1
                    imm = src2 & 0b1_1111
                else:
                    slr = 0
                    temp = src2 << 16
                    imm = struct.unpack('<f', struct.pack('<I', temp & 0xFFFFFFFF))[0]
                WBdata = EU.execute(m, vA=src1, sA=imm, slr=slr, mask=int(nmask))
                old_vec = vregs.read(inst['vd'])
                if(m != 'shift.vi' and m != 'rsum.vi' and m != 'rmin.vi' and m != 'rmax.vi'):
                    new_vec = apply_mask(v1=old_vec, v2=WBdata, mask=mregs.read(inst['mask']))
                elif (m == 'rsum.vi' or m == 'rmin.vi' or m == 'rmax.vi'):
                    new_vec = apply_imm_vector_op(imm=inst['imm'], vs=src1, r_in=WBdata)
                else:
                    new_vec = WBdata
                vregs.write(inst['vd'], new_vec)
            # ---------------- VS (Vector-Scalar) ----------------
            elif m.endswith(".vs"):
                src1 = vregs.read(inst['vs1'])
                if(m == 'shift.vs'):
                    slr = (inst['rs1'] >> 5) & 0b1
                    src2 = inst['rs1'] & 0b1_1111
                else:
                    slr = 0
                    src2 = sregs.read(inst['rs1'])
                    src2 = hex_to_fp32(int(src2))
                WBdata = EU.execute(m, vA=src1, sA=src2, slr=slr)
                mask = mregs.read(inst['mask'])
                old_vec = vregs.read(inst['vd'])
                if(m != 'shift.vs'):
                    new_vec = apply_mask(v1=old_vec, v2=WBdata, mask=mask)
                else:
                    new_vec = WBdata
                vregs.write(inst['vd'], new_vec)
            # ---------------- MVS (Vector-Scalar) ---------------
            elif m.endswith(".mvs"):
                src1 = vregs.read(inst['vs1'])
                slr = 0
                src2 = sregs.read(inst['rs1'])
                src2 = hex_to_fp32(int(src2))
                WBdata = EU.execute(m, vA=src1, sA=src2, slr=slr)
                mask = mregs.read(inst['mask'])
                old_mask = mregs.read(inst['vmd'])
                bits = format(old_mask & 0xFFFFFFFF, '032b')
                bit_vector = [int(b) for b in bits]
                new_vec = apply_mask(v1=bit_vector, v2=WBdata, mask=mask)
                new_vec = new_vec.astype(np.uint32)
                value = np.uint32(0)
                for i, bit in enumerate(new_vec):
                        value |= bit << i
                mregs.write(inst['vmd'], value)
            # ---------------- UNKNOWN ----------------
            else:
                raise ValueError(f"Unknown mnemonic: {m}")
            
        if(br):
            pc = brtarg
        else:
            pc = pc + pc_increment


    def _ensure_parent(path: str) -> None:
        parent = os.path.dirname(os.fspath(path))
        if parent:
            os.makedirs(parent, exist_ok=True)

    EU.perf_metrics.set_metric("cycles", cycle_count)
    EU.perf_metrics.set_metric("packets", packet_count)
    EU.perf_metrics.set_metric("instructions", instr_count)
    EU.perf_metrics.set_metric("branches", branch_count)
    EU.perf_metrics.set_metric("mem_ops", mem_ops)
    EU.perf_metrics.set_metric("gemm_ops", gemm_count)
    EU.perf_metrics.set_metric("sdma_ops", sdma_count)

    _ensure_parent(out_sreg_file)
    _ensure_parent(out_vreg_file)
    _ensure_parent(out_mreg_file)
    _ensure_parent(out_file)
    _ensure_parent(out_scpad_file0)
    _ensure_parent(out_scpad_file1)
    _ensure_parent(out_perf_file)

    sregs.dump_to_file(out_sreg_file)
    vregs.dump_to_file(out_vreg_file)
    mregs.dump_to_file(out_mreg_file)
    mem.dump_to_file(out_file)
    EU.perf_metrics.dump_to_file(out_perf_file)

    dump_scpad_rc(scpad=SP0, file=out_scpad_file0)
    dump_scpad_rc(scpad=SP1, file=out_scpad_file1)

    if debug: print(f"\n[INFO] Wrote updated memory to '{out_file}'.")
