[    8.227808] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.227840] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227873] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227906] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227938] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.227971] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228004] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228036] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228069] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228102] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228134] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.228167] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.228199] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.228232] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.228264] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.228295] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.228326] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.228358] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228391] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228424] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228456] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228489] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228522] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228554] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228587] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228620] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228652] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228685] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228718] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228750] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228783] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.228825] RTW: hal_com_config_channel_plan chplan:0x20
[    8.312691] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.312705] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.312712] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.312719] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.312726] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.312732] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.312739] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.312746] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.312752] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.313993] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.334064] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.347361] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.362943] RTW: module init ret=0
[    8.991757] RTW: txpath=0x1, rxpath=0x1
[    8.991769] RTW: txpath_1ss:0x1, num:1
[    9.077626] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.763120] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.178853] RTW: start auth
[   11.185075] RTW: auth success, start assoc
[   11.190402] RTW: assoc success
[   11.191528] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.192126] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.192136] RTW: mac_id : 0
[   11.192142] RTW: wireless_mode : 0x0b
[   11.192147] RTW: mimo_type : 0
[   11.192153] RTW: static smps : N
[   11.192159] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.192164] RTW: rate_id : 3
[   11.192170] RTW: rssi : -1 (%), rssi_level : 0
[   11.192176] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.192182] RTW: disable_ra : N, disable_pt : N
[   11.192188] RTW: is_noisy : N
[   11.192193] RTW: txrx_state : 0
[   11.192200] RTW: curr_tx_rate : CCK_1M (L)
[   11.192205] RTW: curr_tx_bw : 20MHz
[   11.192210] RTW: curr_retry_ratio : 0
[   11.192216] RTW: ra_mask : 0x00000000000fffff
[   11.192216] 
[   11.195398] RTW: recv eapol packet 1/4
[   11.196558] RTW: send eapol packet 2/4
[   11.202419] RTW: recv eapol packet 3/4
[   11.202785] RTW: send eapol packet 4/4
[   11.203978] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.204275] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.893360] codec_codec_ctl: set repaly channel...
[   13.893398] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.893404] codec_codec_ctl: set sample rate...
[   13.893489] codec_codec_ctl: set device...
[   14.129158] codec_set_device: set device: speaker...
[   26.106499] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   26.108832] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   26.108851] *** PROBE: ISP device allocated successfully: 80530000 ***
[   26.108868] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   26.108874] *** PROBE: ISP device mutex and spinlock initialized ***
[   26.108880] *** PROBE: Event callback structure initialized at 0x85867a80 (offset 0xc from isp_dev) ***
[   26.108890] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   26.108898] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   26.108904] *** PROBE: Platform data: c06b6ce0 ***
[   26.108909] *** PROBE: Platform data validation passed ***
[   26.108914] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   26.108920] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   26.108926] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   26.108931] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   26.108937] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   26.126619] All ISP subdev platform drivers registered successfully
[   26.128852] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   26.128866] *** Registering platform device 0 from platform data ***
[   26.136696] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   26.136712] *** tx_isp_subdev_init: pdev=c06b69c8, sd=85219800, ops=c06b6fe0 ***
[   26.136718] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   26.136724] *** tx_isp_subdev_init: ops=c06b6fe0, ops->core=c06b7014 ***
[   26.136730] *** tx_isp_subdev_init: ops->core->init=c066c6b8 ***
[   26.136737] *** tx_isp_subdev_init: Set sd->dev=c06b69d8, sd->pdev=c06b69c8 ***
[   26.136744] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   26.136750] tx_isp_module_init: Module initialized for isp-w01
[   26.136756] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.136762] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   26.136769] tx_isp_subdev_init: platform_get_resource returned c06b6ab8 for device isp-w01
[   26.136777] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   26.136786] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   26.136792] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   26.136800] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b69c8, sd=85219800, ourISPdev=80530000 ***
[   26.136806] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80530000 ***
[   26.136812] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   26.136817] *** DEBUG: About to check device name matches ***
[   26.136824] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   26.136830] *** LINKED CSI device: 85219800, regs: b0022000 ***
[   26.136836] *** CSI PROBE: Set dev_priv to csi_dev 85219800 AFTER subdev_init ***
[   26.136842] *** CSI PROBE: Set host_priv to csi_dev 85219800 AFTER subdev_init ***
[   26.136849] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   26.136855] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.136875] *** Platform device 0 (isp-w01) registered successfully ***
[   26.136882] *** Registering platform device 1 from platform data ***
[   26.138884] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   26.138898] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   26.138904] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   26.138910] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   26.138917] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   26.138923] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   26.138928] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   26.138934] *** VIC will operate in FULL mode with complete buffer operations ***
[   26.138940] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   26.138947] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   26.138952] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   26.138959] *** VIC PROBE: Stored vic_dev pointer 85f7a000 in subdev dev_priv ***
[   26.138965] *** VIC PROBE: Set host_priv to vic_dev 85f7a000 for Binary Ninja compatibility ***
[   26.138971] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   26.138978] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   26.138986] *** tx_isp_subdev_init: pdev=c06b6ad8, sd=85f7a000, ops=c06b6f60 ***
[   26.138992] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   26.138999] *** tx_isp_subdev_init: ops=c06b6f60, ops->core=c06b6f7c ***
[   26.139005] *** tx_isp_subdev_init: ops->core->init=c0682334 ***
[   26.139012] *** tx_isp_subdev_init: Set sd->dev=c06b6ae8, sd->pdev=c06b6ad8 ***
[   26.139018] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   26.139024] tx_isp_module_init: Module initialized for isp-w02
[   26.139030] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.139038] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   26.139044] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   26.139054] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674fe8, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80530000) ***
[   26.139062] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674fe8, thread=c0668584 ***
[   26.142093] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   26.142105] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   26.142112] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   26.142120] tx_isp_subdev_init: platform_get_resource returned c06b6bd0 for device isp-w02
[   26.142128] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   26.142138] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   26.142143] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   26.142152] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6ad8, sd=85f7a000, ourISPdev=80530000 ***
[   26.142159] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80530000 ***
[   26.142164] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   26.142170] *** DEBUG: About to check device name matches ***
[   26.142175] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   26.142182] *** DEBUG: Retrieved vic_dev from subdev data: 85f7a000 ***
[   26.142188] *** DEBUG: About to set ourISPdev->vic_dev = 85f7a000 ***
[   26.142193] *** DEBUG: ourISPdev before linking: 80530000 ***
[   26.142199] *** DEBUG: ourISPdev->vic_dev set to: 85f7a000 ***
[   26.142205] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   26.142210] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   26.142216] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   26.142224] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.142229] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   26.142234] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   26.142240] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   26.142262] *** Platform device 1 (isp-w02) registered successfully ***
[   26.142268] *** Registering platform device 2 from platform data ***
[   26.146897] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   26.146912] *** tx_isp_subdev_init: pdev=c06b68f0, sd=85553000, ops=c06b7e44 ***
[   26.146918] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   26.146925] *** tx_isp_subdev_init: ops=c06b7e44, ops->core=c06b7e64 ***
[   26.146931] *** tx_isp_subdev_init: ops->core->init=c068f00c ***
[   26.146938] *** tx_isp_subdev_init: Set sd->dev=c06b6900, sd->pdev=c06b68f0 ***
[   26.146944] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7e44 ***
[   26.146951] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6fe0 ***
[   26.146957] tx_isp_module_init: Module initialized for isp-w00
[   26.146963] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.146971] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b68f0, sd=85553000, ourISPdev=80530000 ***
[   26.146978] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80530000 ***
[   26.146984] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   26.146989] *** DEBUG: About to check device name matches ***
[   26.146996] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   26.147003] *** VIN PROBE: Set dev_priv to vin_dev 85553000 AFTER subdev_init ***
[   26.147009] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   26.147029] *** Platform device 2 (isp-w00) registered successfully ***
[   26.147036] *** Registering platform device 3 from platform data ***
[   26.148868] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   26.148884] *** tx_isp_subdev_init: pdev=c06b67b0, sd=85553400, ops=c06b7094 ***
[   26.148890] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   26.148896] *** tx_isp_subdev_init: ops=c06b7094, ops->core=c06bdf1c ***
[   26.148902] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   26.148909] *** tx_isp_subdev_init: Set sd->dev=c06b67c0, sd->pdev=c06b67b0 ***
[   26.148915] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7094 ***
[   26.148922] *** tx_isp_subdev_init: ops->sensor=c06bdf10, csi_subdev_ops=c06b6fe0 ***
[   26.148928] tx_isp_module_init: Module initialized for isp-fs
[   26.148934] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.148940] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   26.148946] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   26.148952] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   26.148960] *** FS PROBE: Set dev_priv to fs_dev 85553400 AFTER subdev_init ***
[   26.148966] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   26.148985] *** Platform device 3 (isp-fs) registered successfully ***
[   26.148991] *** Registering platform device 4 from platform data ***
[   26.152388] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   26.152402] *** tx_isp_create_core_device: Creating ISP core device ***
[   26.152412] *** tx_isp_create_core_device: Core device created successfully: 85f7a400 ***
[   26.152418] *** CORE PROBE: Set dev_priv to core_dev 85f7a400 ***
[   26.152424] *** CORE PROBE: Set host_priv to core_dev 85f7a400 - PREVENTS BadVA CRASH ***
[   26.152431] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   26.152438] *** tx_isp_subdev_init: pdev=c06b6690, sd=85f7a400, ops=c06b6d98 ***
[   26.152444] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   26.152451] *** tx_isp_subdev_init: ops=c06b6d98, ops->core=c06b6dc4 ***
[   26.152458] *** tx_isp_subdev_init: ops->core->init=c067f55c ***
[   26.152464] *** tx_isp_subdev_init: Set sd->dev=c06b66a0, sd->pdev=c06b6690 ***
[   26.152471] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   26.152477] tx_isp_module_init: Module initialized for isp-m0
[   26.152482] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.152491] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   26.152497] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   26.152507] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674fe8, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80530000) ***
[   26.152516] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674fe8, thread=c0668584 ***
[   26.156834] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   26.156846] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   26.156852] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   26.156861] tx_isp_subdev_init: platform_get_resource returned c06b6778 for device isp-m0
[   26.156869] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   26.156878] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   26.156885] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   26.156892] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6690, sd=85f7a400, ourISPdev=80530000 ***
[   26.156900] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80530000 ***
[   26.156906] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   26.156910] *** DEBUG: About to check device name matches ***
[   26.156917] *** DEBUG: CORE device name matched! Setting up Core device ***
[   26.156923] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   26.156930] *** tx_isp_link_core_device: Linking core device 85f7a400 to ISP device 80530000 ***
[   26.156936] *** tx_isp_link_core_device: Core device linked successfully ***
[   26.156943] *** Core subdev already registered at slot 2: 85f7a400 ***
[   26.156949] *** LINKED CORE device: 85f7a400 ***
[   26.156954] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   26.156959] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   26.156966] *** tx_isp_core_device_init: Initializing core device: 85f7a400 ***
[   26.156977] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   26.156982] *** tx_isp_core_device_init: Core device initialized successfully ***
[   26.156988] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   26.156995] *** tx_isp_link_core_device: Linking core device 85f7a400 to ISP device 80530000 ***
[   26.157000] *** tx_isp_link_core_device: Core device linked successfully ***
[   26.157007] *** Core subdev already registered at slot 2: 85f7a400 ***
[   26.157020] *** tx_isp_core_probe: Assigned frame_channels=85f7a800 to core_dev ***
[   26.157026] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   26.157032] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   26.157037] *** tx_isp_core_probe: Calling sensor_early_init ***
[   26.157042] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   26.157048] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   26.157054] *** tx_isp_core_probe: Core device setup complete ***
[   26.157059] ***   - Core device: 85f7a400 ***
[   26.157064] ***   - Channel count: 6 ***
[   26.157070] ***   - Linked to ISP device: 80530000 ***
[   26.157075] *** tx_isp_core_probe: Initializing core tuning system ***
[   26.157081] isp_core_tuning_init: Initializing tuning data structure
[   26.157092] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   26.157098] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   26.157104] *** SAFE: mode_flag properly initialized using struct member access ***
[   26.157109] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   26.157114] *** tx_isp_core_probe: Set platform driver data ***
[   26.157119] *** tx_isp_core_probe: Set global core device reference ***
[   26.157124] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   26.157130] ***   - Core device: 85f7a400 ***
[   26.157135] ***   - Tuning device: 84bf6000 ***
[   26.157140] *** tx_isp_core_probe: Creating frame channel devices ***
[   26.157146] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   26.158836] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   26.167100] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   26.169846] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   26.172398] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   26.172408] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   26.172413] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   26.172419] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   26.172424] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   26.172433] tisp_code_create_tuning_node: Allocated dynamic major 251
[   26.178767] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   26.178778] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   26.178784] *** tx_isp_core_probe: Core probe completed successfully ***
[   26.178804] *** Platform device 4 (isp-m0) registered successfully ***
[   26.178810] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   26.178833] *** Created /proc/jz/isp directory ***
[   26.178841] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   26.178850] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   26.178856] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   26.178864] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684a98 ***
[   26.178871] *** PROC ENTRY FIX: Using ISP device 80530000 instead of VIC device 85f7a000 for isp-w02 ***
[   26.178880] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   26.178886] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   26.178894] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   26.178904] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   26.178913] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   26.178918] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   26.178924] *** Misc device registration handled via main tx-isp device ***
[   26.178929] *** Misc device registration handled via main tx-isp device ***
[   26.178934] *** Misc device registration handled via main tx-isp device ***
[   26.178940] *** Misc device registration handled via main tx-isp device ***
[   26.178945] *** Misc device registration handled via main tx-isp device ***
[   26.178950] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   26.178959] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   26.178966] *** Frame channel 1 initialized: 640x360, state=2 ***
[   26.178972] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   26.178979] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f7a000 ***
[   26.178984] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   26.178989] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   26.178996] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   26.179003] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   26.179008] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   26.179014] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   26.179020] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   26.179025] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   26.179030] *** PROBE: Binary Ninja reference implementation complete ***
[   26.189207] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.916953] === gc2053 SENSOR MODULE INIT ===
[   26.927225] gc2053 I2C driver registered, waiting for device creation by ISP
[   29.615089] ISP opened successfully
[   29.615424] ISP IOCTL: cmd=0x805056c1 arg=0x7797fd60
[   29.615439] subdev_sensor_ops_ioctl: cmd=0x2000000
[   29.615445] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   29.615451] *** Creating I2C sensor device on adapter 0 ***
[   29.615459] *** Creating I2C device: gc2053 at 0x37 ***
[   29.615464] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   29.615472] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   29.615477] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   29.626561] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   29.626863] === GC2053 SENSOR PROBE START ===
[   29.626879] sensor_probe: client=854d1d00, addr=0x37, adapter=84074c10 (i2c0)
[   29.626885] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   29.626891] Requesting reset GPIO 18
[   29.626899] GPIO reset sequence: HIGH -> LOW -> HIGH
[   29.848375] GPIO reset sequence completed successfully
[   29.848387] === GPIO INITIALIZATION COMPLETE ===
[   29.848398] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   29.848412] sensor_probe: data_interface=1, sensor_max_fps=30
[   29.848418] sensor_probe: MIPI 30fps
[   29.848425] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   29.848433] *** tx_isp_subdev_init: pdev=c06e0168, sd=846c5400, ops=c06e0248 ***
[   29.848439] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   29.848446] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   29.848452] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   29.848459] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   29.848466] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   29.848471] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   29.848478] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846c5400 ***
[   29.848485] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   29.848491] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   29.848497] tx_isp_module_init: Module initialized for (null)
[   29.848503] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.848511] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=846c5400, ourISPdev=80530000 ***
[   29.848518] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80530000 ***
[   29.848523] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   29.848529] *** DEBUG: About to check device name matches ***
[   29.848535] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   29.848542] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   29.848549] *** SENSOR subdev: 846c5400, ops: c06e0248 ***
[   29.848554] *** SENSOR ops->sensor: c06e025c ***
[   29.848559] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   29.848565] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   29.848639] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.848647] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   29.848653] sensor_probe: I2C client association complete
[   29.848661]   sd=846c5400, client=854d1d00, addr=0x37, adapter=i2c0
[   29.848667] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   29.848675] sensor_read: reg=0xf0, client=854d1d00, adapter=i2c0, addr=0x37
[   29.849084] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   29.849091] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   29.849097] *** SUCCESS: I2C communication working after GPIO reset! ***
[   29.849105] sensor_read: reg=0xf1, client=854d1d00, adapter=i2c0, addr=0x37
[   29.849595] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   29.849603] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   29.849607] === I2C COMMUNICATION TEST COMPLETE ===
[   29.849615] Registering gc2053 with ISP framework (sd=846c5400, sensor=846c5400)
[   29.849621] gc2053 registered with ISP framework successfully
[   29.849641] *** MIPS-SAFE: I2C device created successfully at 0x854d1d00 ***
[   29.849649] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   29.849655] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   29.849662] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   29.849669] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   29.849704] ISP IOCTL: cmd=0xc050561a arg=0x7ffaa848
[   29.849711] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   29.849718] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   29.849726] ISP IOCTL: cmd=0xc050561a arg=0x7ffaa848
[   29.849731] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   29.849737] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   29.849745] ISP IOCTL: cmd=0xc0045627 arg=0x7ffaa8a0
[   29.849755] ISP IOCTL: cmd=0x800856d5 arg=0x7ffaa898
[   29.849761] TX_ISP_GET_BUF: IOCTL handler called
[   29.849768] TX_ISP_GET_BUF: core_dev=85f7a400, isp_dev=80530000
[   29.849775] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   29.849781] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   29.929165] ISP IOCTL: cmd=0x800856d4 arg=0x7ffaa898
[   29.929180] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   29.929412] ISP IOCTL: cmd=0x40045626 arg=0x7ffaa8b0
[   29.929424] subdev_sensor_ops_ioctl: cmd=0x2000003
[   29.929430] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   29.929437] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   29.929443] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   29.929451] ISP IOCTL: cmd=0x80045612 arg=0x0
[   29.929459] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   29.929464] === ISP Subdevice Array Status ===
[   29.929472]   [0]: isp-w01 (sd=85219800)
[   29.929479]   [1]: isp-w02 (sd=85f7a000)
[   29.929485]   [2]: isp-m0 (sd=85f7a400)
[   29.929492]   [3]: gc2053 (sd=846c5400)
[   29.929497]   [4]: (empty)
[   29.929503]   [5]: gc2053 (sd=846c5400)
[   29.929508]   [6]: (empty)
[   29.929513]   [7]: (empty)
[   29.929518]   [8]: (empty)
[   29.929523]   [9]: (empty)
[   29.929528]   [10]: (empty)
[   29.929533]   [11]: (empty)
[   29.929538]   [12]: (empty)
[   29.929543]   [13]: (empty)
[   29.929548]   [14]: (empty)
[   29.929553]   [15]: (empty)
[   29.929558] === End Subdevice Array ===
[   29.929563] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   29.929569] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   29.929575] *** ispcore_activate_module: Fixed for our struct layouts ***
[   29.929580] *** VIC device in state 1, proceeding with activation ***
[   29.929586] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   29.929591] *** SUBDEVICE VALIDATION SECTION ***
[   29.929597] VIC device state set to 2 (activated)
[   29.929601] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   29.929607] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   29.929612] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   29.929617] *** SUBDEVICE INITIALIZATION LOOP ***
[   29.929622] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   29.929629] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   29.929636] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.929644] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   29.929651] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   29.929660] sensor_write: reg=0xfe val=0x80, client=854d1d00, adapter=i2c0, addr=0x37
[   29.929985] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.929993] sensor_write_array: reg[1] 0xfe=0x80 OK
[   29.930001] sensor_write: reg=0xfe val=0x80, client=854d1d00, adapter=i2c0, addr=0x37
[   29.930321] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.930329] sensor_write_array: reg[2] 0xfe=0x80 OK
[   29.930337] sensor_write: reg=0xfe val=0x80, client=854d1d00, adapter=i2c0, addr=0x37
[   29.930649] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.930655] sensor_write_array: reg[3] 0xfe=0x80 OK
[   29.930664] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.930977] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.930984] sensor_write_array: reg[4] 0xfe=0x00 OK
[   29.930992] sensor_write: reg=0xf2 val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.931305] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   29.931312] sensor_write_array: reg[5] 0xf2=0x00 OK
[   29.931320] sensor_write: reg=0xf3 val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.931633] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   29.931640] sensor_write_array: reg[6] 0xf3=0x00 OK
[   29.931649] sensor_write: reg=0xf4 val=0x36, client=854d1d00, adapter=i2c0, addr=0x37
[   29.931961] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   29.931969] sensor_write_array: reg[7] 0xf4=0x36 OK
[   29.931977] sensor_write: reg=0xf5 val=0xc0, client=854d1d00, adapter=i2c0, addr=0x37
[   29.932289] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   29.932297] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   29.932305] sensor_write: reg=0xf6 val=0x44, client=854d1d00, adapter=i2c0, addr=0x37
[   29.932618] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   29.932625] sensor_write_array: reg[9] 0xf6=0x44 OK
[   29.932633] sensor_write: reg=0xf7 val=0x01, client=854d1d00, adapter=i2c0, addr=0x37
[   29.937351] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   29.937363] sensor_write_array: reg[10] 0xf7=0x01 OK
[   29.937373] sensor_write: reg=0xf8 val=0x68, client=854d1d00, adapter=i2c0, addr=0x37
[   29.937690] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   29.937699] sensor_write: reg=0xf9 val=0x40, client=854d1d00, adapter=i2c0, addr=0x37
[   29.938017] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   29.938026] sensor_write: reg=0xfc val=0x8e, client=854d1d00, adapter=i2c0, addr=0x37
[   29.938521] sensor_write: reg=0xfc val=0x8e SUCCESS
[   29.938534] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.938848] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.938857] sensor_write: reg=0x87 val=0x18, client=854d1d00, adapter=i2c0, addr=0x37
[   29.939167] sensor_write: reg=0x87 val=0x18 SUCCESS
[   29.939176] sensor_write: reg=0xee val=0x30, client=854d1d00, adapter=i2c0, addr=0x37
[   29.939491] sensor_write: reg=0xee val=0x30 SUCCESS
[   29.939500] sensor_write: reg=0xd0 val=0xb7, client=854d1d00, adapter=i2c0, addr=0x37
[   29.939813] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   29.939821] sensor_write: reg=0x03 val=0x04, client=854d1d00, adapter=i2c0, addr=0x37
[   29.940135] sensor_write: reg=0x03 val=0x04 SUCCESS
[   29.940143] sensor_write: reg=0x04 val=0x60, client=854d1d00, adapter=i2c0, addr=0x37
[   29.940456] sensor_write: reg=0x04 val=0x60 SUCCESS
[   29.940464] sensor_write: reg=0x05 val=0x04, client=854d1d00, adapter=i2c0, addr=0x37
[   29.940777] sensor_write: reg=0x05 val=0x04 SUCCESS
[   29.940785] sensor_write: reg=0x06 val=0x4c, client=854d1d00, adapter=i2c0, addr=0x37
[   29.941098] sensor_write: reg=0x06 val=0x4c SUCCESS
[   29.941106] sensor_write: reg=0x07 val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.941419] sensor_write: reg=0x07 val=0x00 SUCCESS
[   29.941427] sensor_write: reg=0x08 val=0x11, client=854d1d00, adapter=i2c0, addr=0x37
[   29.941740] sensor_write: reg=0x08 val=0x11 SUCCESS
[   29.941748] sensor_write: reg=0x09 val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.942818] sensor_write: reg=0x09 val=0x00 SUCCESS
[   29.942829] sensor_write: reg=0x0a val=0x02, client=854d1d00, adapter=i2c0, addr=0x37
[   29.943150] sensor_write: reg=0x0a val=0x02 SUCCESS
[   29.943159] sensor_write: reg=0x0b val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   29.945859] sensor_write: reg=0x0b val=0x00 SUCCESS
[   29.945875] sensor_write: reg=0x0c val=0x02, client=854d1d00, adapter=i2c0, addr=0x37
[   29.946202] sensor_write: reg=0x0c val=0x02 SUCCESS
[   29.946211] sensor_write: reg=0x0d val=0x04, client=854d1d00, adapter=i2c0, addr=0x37
[   29.946524] sensor_write: reg=0x0d val=0x04 SUCCESS
[   29.946533] sensor_write: reg=0x0e val=0x40, client=854d1d00, adapter=i2c0, addr=0x37
[   29.946846] sensor_write: reg=0x0e val=0x40 SUCCESS
[   29.946854] sensor_write: reg=0x12 val=0xe2, client=854d1d00, adapter=i2c0, addr=0x37
[   29.947167] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   29.947176] sensor_write: reg=0x13 val=0x16, client=854d1d00, adapter=i2c0, addr=0x37
[   29.957669] sensor_write: reg=0x13 val=0x16 SUCCESS
[   29.957685] sensor_write: reg=0x19 val=0x0a, client=854d1d00, adapter=i2c0, addr=0x37
[   29.958000] sensor_write: reg=0x19 val=0x0a SUCCESS
[   29.958009] sensor_write: reg=0x21 val=0x1c, client=854d1d00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.104415] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   30.104560] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.104569] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.104702] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.104709] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.105044] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.105058] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.105206] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.105214] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.105220] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.105227] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.105602] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.105614] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.105708] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.105716] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.105723] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.105730] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.105736] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.105743] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.105748] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.105754] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.105760] *** This should eliminate green frames by enabling proper color processing ***
[   30.105766] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.105773] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.105780] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.105786] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.105792] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.105799] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.105806] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.105812] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.105819] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.105824] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.105830] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.105835] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.105841] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.105846] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.105853] tisp_set_csc_version: Setting CSC version 0
[   30.105859] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.105866] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.105872] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.105878] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.105885] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.105891] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.105896] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.105902] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.105909] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.105914] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.105921] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.105928] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.105933] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.105940] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.105946] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.105952] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.105958] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.105965] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.105970] tisp_init: ISP memory buffers configured
[   30.105976] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.105983] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.105993] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.106005] tiziano_ae_params_refresh: AE parameters refreshed
[   30.106010] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.106016] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.106022] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.106027] tiziano_ae_para_addr: AE parameter addresses configured
[   30.106034] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.106040] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.106048] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.106054] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.106061] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.106068] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.106075] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.106082] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.106088] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.106095] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.106102] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.106108] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.106114] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.106120] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.106127] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.106134] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.106140] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.106146] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.106153] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.106160] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.106166] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.106172] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.106179] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.106186] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.106192] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.106198] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.106204] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.106212] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.114726] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.123622] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.131994] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.140339] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.148105] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.156428] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.165044] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.173490] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.181858] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.190168] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.190526] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.190656] tisp_event_set_cb: Setting callback for event 1
[   30.190664] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.190670] tisp_event_set_cb: Setting callback for event 6
[   30.190676] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.191544] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.191558] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.191790] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.191799] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.191806] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.191811] tiziano_awb_init: AWB hardware blocks enabled
[   30.191816] tiziano_gamma_init: Initializing Gamma processing
[   30.191822] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.192113] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.192120] tiziano_gib_init: Initializing GIB processing
[   30.192125] tiziano_lsc_init: Initializing LSC processing
[   30.192130] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.192137] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.192144] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.192150] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.192156] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.192650] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.192784] tiziano_ccm_init: Using linear CCM parameters
[   30.192861] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.192900] jz_isp_ccm: EV=64, CT=9984
[   30.192974] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.193011] cm_control: saturation=128
[   30.193084] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.193121] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.193193] tiziano_ccm_init: CCM initialized successfully
[   30.193231] tiziano_dmsc_init: Initializing DMSC processing
[   30.193303] tiziano_sharpen_init: Initializing Sharpening
[   30.193340] tiziano_sharpen_init: Using linear sharpening parameters
[   30.193412] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.193449] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.193522] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.193894] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.193970] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.194007] tiziano_sharpen_init: Sharpening initialized successfully
[   30.194079] tiziano_sdns_init: Initializing SDNS processing
[   30.194185] tiziano_sdns_init: Using linear SDNS parameters
[   30.194191] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.194198] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.194204] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.194237] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.194243] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.194248] tiziano_sdns_init: SDNS processing initialized successfully
[   30.194255] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.194260] tiziano_mdns_init: Using linear MDNS parameters
[   30.194270] tiziano_mdns_init: MDNS processing initialized successfully
[   30.194276] tiziano_clm_init: Initializing CLM processing
[   30.194281] tiziano_dpc_init: Initializing DPC processing
[   30.194286] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.194292] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.194299] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.194305] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.194320] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.194326] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.194332] tiziano_hldc_init: Initializing HLDC processing
[   30.194338] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.194345] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.194351] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.194358] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.194365] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.194372] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.194379] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.194386] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.194392] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.194400] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.194406] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.194413] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.194420] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.194425] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.194431] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.194436] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.194443] tisp_adr_set_params: Writing ADR parameters to registers
[   30.194475] tisp_adr_set_params: ADR parameters written to hardware
[   30.194481] tisp_event_set_cb: Setting callback for event 18
[   30.194488] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.194494] tisp_event_set_cb: Setting callback for event 2
[   30.194500] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.194506] tiziano_adr_init: ADR processing initialized successfully
[   30.194512] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.194518] tiziano_bcsh_init: Initializing BCSH processing
[   30.194522] tiziano_ydns_init: Initializing YDNS processing
[   30.194528] tiziano_rdns_init: Initializing RDNS processing
[   30.194533] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.194547] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1140000 (Binary Ninja EXACT) ***
[   30.194554] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1141000 (Binary Ninja EXACT) ***
[   30.194561] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1142000 (Binary Ninja EXACT) ***
[   30.194568] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1143000 (Binary Ninja EXACT) ***
[   30.194575] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1144000 (Binary Ninja EXACT) ***
[   30.194582] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1144800 (Binary Ninja EXACT) ***
[   30.194588] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1145000 (Binary Ninja EXACT) ***
[   30.194596] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1145800 (Binary Ninja EXACT) ***
[   30.194602] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.194608] *** tisp_init: AE0 buffer allocated at 0x01140000 ***
[   30.194614] *** CRITICAL FIX: data_b2f3c initialized to 0x81140000 (prevents stack corruption) ***
[   30.194622] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1148000 (Binary Ninja EXACT) ***
[   30.194629] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1149000 (Binary Ninja EXACT) ***
[   30.194636] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x114a000 (Binary Ninja EXACT) ***
[   30.194643] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x114b000 (Binary Ninja EXACT) ***
[   30.194650] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x114c000 (Binary Ninja EXACT) ***
[   30.194656] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x114c800 (Binary Ninja EXACT) ***
[   30.194664] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x114d000 (Binary Ninja EXACT) ***
[   30.194670] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x114d800 (Binary Ninja EXACT) ***
[   30.194677] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.194683] *** tisp_init: AE1 buffer allocated at 0x01148000 ***
[   30.194688] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.194694] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.194701] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.194707] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   30.194714] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.194718] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.194726] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.194734] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.194746] tiziano_ae_params_refresh: AE parameters refreshed
[   30.194752] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.194758] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.194764] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.194769] tiziano_ae_para_addr: AE parameter addresses configured
[   30.194776] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.194782] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.194789] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.194796] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.194803] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.194810] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.194816] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.194824] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.194830] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.194837] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.194844] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.194850] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.194856] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.194862] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.194869] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.194876] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.194882] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.194888] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.194895] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.194902] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.194908] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.194914] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.194921] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.194928] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.194934] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.194940] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.194945] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.194952] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.203128] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.211952] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.220057] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.227781] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.236006] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.244108] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.252114] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.260351] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.268161] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.276144] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.276368] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.276442] tisp_event_set_cb: Setting callback for event 1
[   30.276480] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.276552] tisp_event_set_cb: Setting callback for event 6
[   30.276590] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.276665] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.276702] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.276776] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.276815] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.276888] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.276924] tiziano_awb_init: AWB hardware blocks enabled
[   30.277017] tiziano_gamma_init: Initializing Gamma processing
[   30.277053] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.277938] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.278010] tiziano_gib_init: Initializing GIB processing
[   30.278046] tiziano_lsc_init: Initializing LSC processing
[   30.278232] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.279122] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.279136] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.279263] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.279384] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.280304] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.280427] tiziano_ccm_init: Using linear CCM parameters
[   30.280434] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.280546] jz_isp_ccm: EV=64, CT=9984
[   30.280554] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.280560] cm_control: saturation=128
[   30.280564] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.280571] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.280950] tiziano_ccm_init: CCM initialized successfully
[   30.280962] tiziano_dmsc_init: Initializing DMSC processing
[   30.281098] tiziano_sharpen_init: Initializing Sharpening
[   30.281105] tiziano_sharpen_init: Using linear sharpening parameters
[   30.281111] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.281118] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.281256] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.281749] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.281764] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.281770] tiziano_sharpen_init: Sharpening initialized successfully
[   30.284001] tiziano_sdns_init: Initializing SDNS processing
[   30.284144] tiziano_sdns_init: Using linear SDNS parameters
[   30.284253] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.284260] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.284267] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.284814] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.284830] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.285207] tiziano_sdns_init: SDNS processing initialized successfully
[   30.285320] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.285327] tiziano_mdns_init: Using linear MDNS parameters
[   30.285476] tiziano_mdns_init: MDNS processing initialized successfully
[   30.285483] tiziano_clm_init: Initializing CLM processing
[   30.285488] tiziano_dpc_init: Initializing DPC processing
[   30.285494] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.285868] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.285882] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.286008] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.286153] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.288497] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.288510] tiziano_hldc_init: Initializing HLDC processing
[   30.288516] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.288524] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.288530] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.288538] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.288544] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.288551] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.288558] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.288565] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.288572] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.288579] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.288586] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.288592] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.288599] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.288604] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.288611] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.288616] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.288623] tisp_adr_set_params: Writing ADR parameters to registers
[   30.288655] tisp_adr_set_params: ADR parameters written to hardware
[   30.288661] tisp_event_set_cb: Setting callback for event 18
[   30.288668] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.288674] tisp_event_set_cb: Setting callback for event 2
[   30.288680] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.288686] tiziano_adr_init: ADR processing initialized successfully
[   30.288692] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.288698] tiziano_bcsh_init: Initializing BCSH processing
[   30.288702] tiziano_ydns_init: Initializing YDNS processing
[   30.288708] tiziano_rdns_init: Initializing RDNS processing
[   30.288713] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.288718] tisp_event_init: Initializing ISP event system
[   30.288726] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.288732] tisp_event_set_cb: Setting callback for event 4
[   30.288738] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.288744] tisp_event_set_cb: Setting callback for event 5
[   30.288750] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.288755] tisp_event_set_cb: Setting callback for event 7
[   30.288762] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.288767] tisp_event_set_cb: Setting callback for event 9
[   30.288774] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.288779] tisp_event_set_cb: Setting callback for event 8
[   30.288786] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.288791] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.288797] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.288802] tisp_param_operate_init: Initializing parameter operations
[   30.288810] tisp_netlink_init: Initializing netlink communication
[   30.288816] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.288847] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.288856] tisp_netlink_init: Netlink socket created successfully
[   30.288862] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.288868] tisp_code_create_tuning_node: Device already created, skipping
[   30.288874] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.288880] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.288887] *** ispcore_core_ops_init: Second tisp_init completed ***
[   30.288892] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   30.288902] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   30.288909] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.288914] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   30.288920] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.288926] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   30.288930] ispcore_core_ops_init: Complete, result=0<6>[   30.288938] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   30.288945] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.288951] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.288957] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.288964] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   30.288972] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   30.288977] *** VIC device final state set to 2 (fully activated) ***
[   30.288982] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   30.288988] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   30.288994] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   30.289001] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.289007] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.289013] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.289018] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.289024] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.289030] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.289036] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.289042] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.289050] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.289055] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.289061] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.289067] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.289073] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.289079] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.289084] tx_vic_enable_irq: Calling VIC interrupt callback
[   30.289090] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   30.289098] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   30.289104] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   30.289113] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   30.289119] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   30.289127] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   30.289134] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.289140] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.289146] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.289151] *** tx_vic_enable_irq: completed successfully ***
[   30.289156] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.289162] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.289168] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.289177] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   30.289184] *** ispcore_core_ops_init: ENTRY - sd=85f7a400, on=1 ***
[   30.289191] *** ispcore_core_ops_init: sd->dev_priv=85f7a400, sd->host_priv=85f7a400 ***
[   30.289198] *** ispcore_core_ops_init: sd->pdev=c06b6690, sd->ops=c06b6d98 ***
[   30.289204] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   30.289208] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   30.289217] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.289226] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.289232] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.289238] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   30.289244] *** ispcore_core_ops_init: s0 (core_dev) = 85f7a400 from sd->host_priv ***
[   30.289251] ispcore_core_ops_init: core_dev=85f7a400, vic_dev=85f7a000, vic_state=3
[   30.289256] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   30.289264] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   30.289272] *** VIC STATE 4: Initializing clocks for streaming ***
[   30.289279] *** Initializing CSI clocks (1 clocks) ***
[   30.289285] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   30.289292] isp_subdev_init_clks: Using platform data clock arrays: c06b6ab0
[   30.289298] isp_subdev_init_clks: Using platform data clock configs
[   30.289304] Platform data clock[0]: name=csi, rate=65535
[   30.289314] Clock csi enabled successfully
[   30.318386] CPM clock gates configured
[   30.318401] isp_subdev_init_clks: Successfully initialized 1 clocks
[   30.318408] *** Initializing VIC clocks (2 clocks) ***
[   30.318414] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   30.318422] isp_subdev_init_clks: Using platform data clock arrays: c06b6bc0
[   30.318430] isp_subdev_init_clks: Using platform data clock configs
[   30.318438] Platform data clock[0]: name=cgu_isp, rate=100000000
[   30.318448] Clock cgu_isp: set rate 100000000 Hz, result=0
[   30.318454] Clock cgu_isp enabled successfully
[   30.318460] Platform data clock[1]: name=isp, rate=65535
[   30.318468] Clock isp enabled successfully
[   30.348344] CPM clock gates configured
[   30.348358] isp_subdev_init_clks: Successfully initialized 2 clocks
[   30.348365] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.348376] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.348382] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.348388] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   30.348394] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.348400] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.348406] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   30.348413] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   30.348418] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.348424] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.348429] tisp_event_init: Initializing ISP event system
[   30.348436] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.348442] tisp_event_set_cb: Setting callback for event 4
[   30.348448] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.348454] tisp_event_set_cb: Setting callback for event 5
[   30.348460] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.348466] tisp_event_set_cb: Setting callback for event 7
[   30.348472] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.348478] tisp_event_set_cb: Setting callback for event 9
[   30.348484] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.348490] tisp_event_set_cb: Setting callback for event 8
[   30.348496] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.348503] *** system_irq_func_set: Registered handler c067df3c at index 13 ***
[   30.366303] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366319] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.366326] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366333] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366340] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366347] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.366354] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366360] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366368] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366374] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   30.366381] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.366388] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.366394] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.366401] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.366408] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.366415] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.366421] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.366427] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
d[   30.366434] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.366440] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.366447] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.366454] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.366459] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.366464] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366471] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   30.366478] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.366484] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.366491] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.366498] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.366504] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366511] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366518] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366524] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366530] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.366537] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.366544] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.366550] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.366557] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.366564] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.366570] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.366577] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.366583] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.366590] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.366596] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.366604] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   30.366610] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   30.366617] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.366624] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.366629] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.366636] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.366642] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.366648] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.366654] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.366660] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.366666] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.366677] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   30.374126] *** isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   30.374132] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.381854] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80530000 ***
[   30.389304] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   30.397026] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   30.404570] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   30.410762] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   30.418848] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0686898 ***
[   30.427104] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   30.436352] ae0_interrupt_static: Processing AE0 static interrupt
[   30.436359] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   30.436364] ae0_interrupt_static: AE0 static interrupt processed
[   30.436371] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
m[   30.444537] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   30.472212] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.472314] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.472322] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.472328] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   30.472796] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.472922] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   30.472930] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.472937] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.472944] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.473330] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.473444] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.473453] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.473565] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.473572] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.473579] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.473585] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.473963] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.473975] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.474104] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.474112] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.474120] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.474252] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.474792] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.474946] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.474953] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.474958] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.474964] *** This should eliminate green frames by enabling proper color processing ***
[   30.474971] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.474978] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.474984] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.474991] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.474998] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.475183] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.475190] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.475197] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.475204] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.475209] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.475214] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.475220] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.475226] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.475231] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.475237] tisp_set_csc_version: Setting CSC version 0
[   30.475244] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.475250] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.475256] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.475262] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.475500] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.475506] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.475511] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.475518] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.475655] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.475694] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.475772] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.475811] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.475884] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.475922] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.475996] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.476032] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.476106] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.476143] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.476215] tisp_init: ISP memory buffers configured
[   30.476250] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.476335] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.476455] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.476605] tiziano_ae_params_refresh: AE parameters refreshed
[   30.476678] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.476715] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.476778] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.476784] tiziano_ae_para_addr: AE parameter addresses configured
[   30.476790] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.476798] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.476804] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.476811] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.476818] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.476825] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.476832] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.476838] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.476846] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.476852] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.476859] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.476866] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.476872] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.476878] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.476884] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.476890] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.476897] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.476904] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.476910] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.476917] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.476924] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.476930] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.476937] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.476944] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.476950] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.476956] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.476962] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.476970] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.487960] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.499978] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.510526] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.524999] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.548355] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.566164] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.576278] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.596480] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.606557] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.626780] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.626802] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.626808] tisp_event_set_cb: Setting callback for event 1
[   30.626816] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.626822] tisp_event_set_cb: Setting callback for event 6
[   30.626828] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.626834] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.626839] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.626846] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.626854] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.626860] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.626866] tiziano_awb_init: AWB hardware blocks enabled
[   30.626871] tiziano_gamma_init: Initializing Gamma processing
[   30.626876] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.626936] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.626941] tiziano_gib_init: Initializing GIB processing
[   30.626946] tiziano_lsc_init: Initializing LSC processing
[   30.626952] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.626958] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.626965] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.626972] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.626977] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.627033] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.627038] tiziano_ccm_init: Using linear CCM parameters
[   30.627044] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.627050] jz_isp_ccm: EV=64, CT=9984
[   30.627057] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.627062] cm_control: saturation=128
[   30.627068] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.627074] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.627079] tiziano_ccm_init: CCM initialized successfully
[   30.627084] tiziano_dmsc_init: Initializing DMSC processing
[   30.627089] tiziano_sharpen_init: Initializing Sharpening
[   30.627094] tiziano_sharpen_init: Using linear sharpening parameters
[   30.627100] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.627107] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.627113] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.627139] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.627146] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.627151] tiziano_sharpen_init: Sharpening initialized successfully
[   30.627156] tiziano_sdns_init: Initializing SDNS processing
[   30.627164] tiziano_sdns_init: Using linear SDNS parameters
[   30.627170] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.627176] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.627182] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.627214] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.627221] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.627226] tiziano_sdns_init: SDNS processing initialized successfully
[   30.627233] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.627238] tiziano_mdns_init: Using linear MDNS parameters
[   30.627248] tiziano_mdns_init: MDNS processing initialized successfully
[   30.627253] tiziano_clm_init: Initializing CLM processing
[   30.627258] tiziano_dpc_init: Initializing DPC processing
[   30.627264] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.627270] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.627276] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.627282] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.627296] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.627303] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.627308] tiziano_hldc_init: Initializing HLDC processing
[   30.627315] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.627321] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.627328] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.627335] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.627342] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.627348] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.627355] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.627362] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.627369] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.627376] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.627382] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.627389] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.627396] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.627401] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.627407] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.627412] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.627419] tisp_adr_set_params: Writing ADR parameters to registers
[   30.627451] tisp_adr_set_params: ADR parameters written to hardware
[   30.627457] tisp_event_set_cb: Setting callback for event 18
[   30.627463] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.627469] tisp_event_set_cb: Setting callback for event 2
[   30.627475] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.627480] tiziano_adr_init: ADR processing initialized successfully
[   30.627487] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.627492] tiziano_bcsh_init: Initializing BCSH processing
[   30.627497] tiziano_ydns_init: Initializing YDNS processing
[   30.627502] tiziano_rdns_init: Initializing RDNS processing
[   30.627508] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.627520] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1150000 (Binary Ninja EXACT) ***
[   30.627528] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1151000 (Binary Ninja EXACT) ***
[   30.627534] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1152000 (Binary Ninja EXACT) ***
[   30.627542] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1153000 (Binary Ninja EXACT) ***
[   30.627548] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1154000 (Binary Ninja EXACT) ***
[   30.627555] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1154800 (Binary Ninja EXACT) ***
[   30.627562] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1155000 (Binary Ninja EXACT) ***
[   30.627569] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1155800 (Binary Ninja EXACT) ***
[   30.627576] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.627582] *** tisp_init: AE0 buffer allocated at 0x01150000 ***
[   30.627588] *** CRITICAL FIX: data_b2f3c initialized to 0x81150000 (prevents stack corruption) ***
[   30.627596] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1158000 (Binary Ninja EXACT) ***
[   30.627603] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1159000 (Binary Ninja EXACT) ***
[   30.627610] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x115a000 (Binary Ninja EXACT) ***
[   30.627617] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x115b000 (Binary Ninja EXACT) ***
[   30.627624] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x115c000 (Binary Ninja EXACT) ***
[   30.627630] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x115c800 (Binary Ninja EXACT) ***
[   30.627637] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x115d000 (Binary Ninja EXACT) ***
[   30.627644] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x115d800 (Binary Ninja EXACT) ***
[   30.627651] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.627657] *** tisp_init: AE1 buffer allocated at 0x01158000 ***
[   30.627662] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.627668] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.627675] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.627680] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   30.627687] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.627692] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.627700] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.627708] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.627718] tiziano_ae_params_refresh: AE parameters refreshed
[   30.627724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.627729] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.627734] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.627740] tiziano_ae_para_addr: AE parameter addresses configured
[   30.627746] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.627753] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.627760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.627767] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.627774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.627780] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.627787] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.627794] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.627801] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.627808] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.627814] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.627821] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.627826] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.627832] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.627839] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.627846] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.627852] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.627858] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.627865] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.627872] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.627878] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.627884] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.627891] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.627898] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.627904] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.627910] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.627915] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.627922] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.640744] *** system_irq_func_set: Registered handler c068698c at index 27 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.284814] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.284830] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.285207] tiziano_sdns_init: SDNS processing initialized successfully
[   30.285320] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.285327] tiziano_mdns_init: Using linear MDNS parameters
[   30.285476] tiziano_mdns_init: MDNS processing initialized successfully
[   30.285483] tiziano_clm_init: Initializing CLM processing
[   30.285488] tiziano_dpc_init: Initializing DPC processing
[   30.285494] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.285868] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.285882] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.286008] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.286153] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.288497] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.288510] tiziano_hldc_init: Initializing HLDC processing
[   30.288516] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.288524] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.288530] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.288538] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.288544] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.288551] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.288558] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.288565] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.288572] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.288579] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.288586] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.288592] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.288599] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.288604] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.288611] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.288616] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.288623] tisp_adr_set_params: Writing ADR parameters to registers
[   30.288655] tisp_adr_set_params: ADR parameters written to hardware
[   30.288661] tisp_event_set_cb: Setting callback for event 18
[   30.288668] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.288674] tisp_event_set_cb: Setting callback for event 2
[   30.288680] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.288686] tiziano_adr_init: ADR processing initialized successfully
[   30.288692] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.288698] tiziano_bcsh_init: Initializing BCSH processing
[   30.288702] tiziano_ydns_init: Initializing YDNS processing
[   30.288708] tiziano_rdns_init: Initializing RDNS processing
[   30.288713] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.288718] tisp_event_init: Initializing ISP event system
[   30.288726] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.288732] tisp_event_set_cb: Setting callback for event 4
[   30.288738] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.288744] tisp_event_set_cb: Setting callback for event 5
[   30.288750] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.288755] tisp_event_set_cb: Setting callback for event 7
[   30.288762] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.288767] tisp_event_set_cb: Setting callback for event 9
[   30.288774] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.288779] tisp_event_set_cb: Setting callback for event 8
[   30.288786] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.288791] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.288797] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.288802] tisp_param_operate_init: Initializing parameter operations
[   30.288810] tisp_netlink_init: Initializing netlink communication
[   30.288816] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.288847] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.288856] tisp_netlink_init: Netlink socket created successfully
[   30.288862] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.288868] tisp_code_create_tuning_node: Device already created, skipping
[   30.288874] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.288880] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.288887] *** ispcore_core_ops_init: Second tisp_init completed ***
[   30.288892] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   30.288902] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   30.288909] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.288914] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   30.288920] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.288926] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   30.288930] ispcore_core_ops_init: Complete, result=0<6>[   30.288938] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   30.288945] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.288951] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.288957] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.288964] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   30.288972] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   30.288977] *** VIC device final state set to 2 (fully activated) ***
[   30.288982] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   30.288988] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   30.288994] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   30.289001] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.289007] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.289013] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.289018] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.289024] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.289030] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.289036] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.289042] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.289050] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.289055] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.289061] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.289067] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.289073] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.289079] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.289084] tx_vic_enable_irq: Calling VIC interrupt callback
[   30.289090] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   30.289098] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   30.289104] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   30.289113] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   30.289119] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   30.289127] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   30.289134] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.289140] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.289146] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.289151] *** tx_vic_enable_irq: completed successfully ***
[   30.289156] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.289162] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.289168] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.289177] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   30.289184] *** ispcore_core_ops_init: ENTRY - sd=85f7a400, on=1 ***
[   30.289191] *** ispcore_core_ops_init: sd->dev_priv=85f7a400, sd->host_priv=85f7a400 ***
[   30.289198] *** ispcore_core_ops_init: sd->pdev=c06b6690, sd->ops=c06b6d98 ***
[   30.289204] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   30.289208] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   30.289217] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.289226] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.289232] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.289238] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   30.289244] *** ispcore_core_ops_init: s0 (core_dev) = 85f7a400 from sd->host_priv ***
[   30.289251] ispcore_core_ops_init: core_dev=85f7a400, vic_dev=85f7a000, vic_state=3
[   30.289256] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   30.289264] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   30.289272] *** VIC STATE 4: Initializing clocks for streaming ***
[   30.289279] *** Initializing CSI clocks (1 clocks) ***
[   30.289285] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   30.289292] isp_subdev_init_clks: Using platform data clock arrays: c06b6ab0
[   30.289298] isp_subdev_init_clks: Using platform data clock configs
[   30.289304] Platform data clock[0]: name=csi, rate=65535
[   30.289314] Clock csi enabled successfully
[   30.318386] CPM clock gates configured
[   30.318401] isp_subdev_init_clks: Successfully initialized 1 clocks
[   30.318408] *** Initializing VIC clocks (2 clocks) ***
[   30.318414] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   30.318422] isp_subdev_init_clks: Using platform data clock arrays: c06b6bc0
[   30.318430] isp_subdev_init_clks: Using platform data clock configs
[   30.318438] Platform data clock[0]: name=cgu_isp, rate=100000000
[   30.318448] Clock cgu_isp: set rate 100000000 Hz, result=0
[   30.318454] Clock cgu_isp enabled successfully
[   30.318460] Platform data clock[1]: name=isp, rate=65535
[   30.318468] Clock isp enabled successfully
[   30.348344] CPM clock gates configured
[   30.348358] isp_subdev_init_clks: Successfully initialized 2 clocks
[   30.348365] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.348376] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.348382] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.348388] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   30.348394] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.348400] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.348406] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   30.348413] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   30.348418] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.348424] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.348429] tisp_event_init: Initializing ISP event system
[   30.348436] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.348442] tisp_event_set_cb: Setting callback for event 4
[   30.348448] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.348454] tisp_event_set_cb: Setting callback for event 5
[   30.348460] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.348466] tisp_event_set_cb: Setting callback for event 7
[   30.348472] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.348478] tisp_event_set_cb: Setting callback for event 9
[   30.348484] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.348490] tisp_event_set_cb: Setting callback for event 8
[   30.348496] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.348503] *** system_irq_func_set: Registered handler c067df3c at index 13 ***
[   30.366303] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366319] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.366326] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366333] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366340] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366347] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.366354] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366360] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366368] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   30.366374] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   30.366381] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.366388] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.366394] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.366401] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.366408] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.366415] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.366421] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.366427] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.366434] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.366440] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.366447] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.366454] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.366459] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.366464] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366471] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   30.366478] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.366484] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.366491] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.366498] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.366504] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366511] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366518] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.366524] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.366530] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.366537] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.366544] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.366550] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.366557] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.366564] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.366570] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.366577] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.366583] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.366590] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.366596] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.366604] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   30.366610] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   30.366617] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.366624] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.366629] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.366636] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.366642] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.366648] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.366654] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.366660] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.366666] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.366677] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   30.374126] *** isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   30.374132] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.381854] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80530000 ***
[   30.389304] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   30.397026] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   30.404570] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   30.410762] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   30.418848] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0686898 ***
[   30.427104] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   30.436352] ae0_interrupt_static: Processing AE0 static interrupt
[   30.436359] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   30.436364] ae0_interrupt_static: AE0 static interrupt processed
[   30.436371] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   30.444537] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   30.472212] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.472314] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.472322] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.472328] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   30.472796] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.472922] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   30.472930] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.472937] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.472944] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.473330] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.473444] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.473453] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.473565] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.473572] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.473579] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.473585] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.473963] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.473975] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.474104] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.474112] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.474120] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.474252] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.474792] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.474946] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.474953] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.474958] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.474964] *** This should eliminate green frames by enabling proper color processing ***
[   30.474971] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.474978] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.474984] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.474991] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.474998] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.475183] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.475190] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.475197] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.475204] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.475209] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.475214] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.475220] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.475226] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.475231] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.475237] tisp_set_csc_version: Setting CSC version 0
[   30.475244] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
d[   30.475250] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.475256] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.475262] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.475500] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.475506] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.475511] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.475518] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.475655] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.475694] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.475772] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.475811] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.475884] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.475922] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.475996] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.476032] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.476106] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.476143] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.476215] tisp_init: ISP memory buffers configured
[   30.476250] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.476335] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.476455] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.476605] tiziano_ae_params_refresh: AE parameters refreshed
[   30.476678] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.476715] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.476778] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.476784] tiziano_ae_para_addr: AE parameter addresses configured
[   30.476790] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.476798] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.476804] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.476811] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.476818] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.476825] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.476832] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.476838] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.476846] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.476852] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.476859] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.476866] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.476872] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.476878] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.476884] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.476890] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.476897] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.476904] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.476910] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.476917] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.476924] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.476930] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.476937] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.476944] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.476950] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.476956] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.476962] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.476970] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.487960] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.499978] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.510526] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.524999] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.548355] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.566164] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.576278] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.596480] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.606557] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.626780] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.626802] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.626808] tisp_event_set_cb: Setting callback for event 1
[   30.626816] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.626822] tisp_event_set_cb: Setting callback for event 6
[   30.626828] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.626834] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.626839] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.626846] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.626854] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.626860] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.626866] tiziano_awb_init: AWB hardware blocks enabled
[   30.626871] tiziano_gamma_init: Initializing Gamma processing
[   30.626876] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.626936] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.626941] tiziano_gib_init: Initializing GIB processing
[   30.626946] tiziano_lsc_init: Initializing LSC processing
[   30.626952] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.626958] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.626965] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.626972] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.626977] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.627033] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.627038] tiziano_ccm_init: Using linear CCM parameters
[   30.627044] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.627050] jz_isp_ccm: EV=64, CT=9984
[   30.627057] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.627062] cm_control: saturation=128
[   30.627068] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.627074] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.627079] tiziano_ccm_init: CCM initialized successfully
[   30.627084] tiziano_dmsc_init: Initializing DMSC processing
[   30.627089] tiziano_sharpen_init: Initializing Sharpening
[   30.627094] tiziano_sharpen_init: Using linear sharpening parameters
[   30.627100] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.627107] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.627113] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.627139] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.627146] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.627151] tiziano_sharpen_init: Sharpening initialized successfully
[   30.627156] tiziano_sdns_init: Initializing SDNS processing
[   30.627164] tiziano_sdns_init: Using linear SDNS parameters
[   30.627170] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.627176] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.627182] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.627214] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.627221] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.627226] tiziano_sdns_init: SDNS processing initialized successfully
[   30.627233] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.627238] tiziano_mdns_init: Using linear MDNS parameters
[   30.627248] tiziano_mdns_init: MDNS processing initialized successfully
[   30.627253] tiziano_clm_init: Initializing CLM processing
[   30.627258] tiziano_dpc_init: Initializing DPC processing
[   30.627264] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.627270] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.627276] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.627282] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.627296] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.627303] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.627308] tiziano_hldc_init: Initializing HLDC processing
[   30.627315] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.627321] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.627328] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.627335] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.627342] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.627348] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.627355] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.627362] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.627369] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.627376] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.627382] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.627389] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.627396] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.627401] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.627407] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.627412] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.627419] tisp_adr_set_params: Writing ADR parameters to registers
[   30.627451] tisp_adr_set_params: ADR parameters written to hardware
[   30.627457] tisp_event_set_cb: Setting callback for event 18
[   30.627463] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.627469] tisp_event_set_cb: Setting callback for event 2
[   30.627475] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.627480] tiziano_adr_init: ADR processing initialized successfully
[   30.627487] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.627492] tiziano_bcsh_init: Initializing BCSH processing
[   30.627497] tiziano_ydns_init: Initializing YDNS processing
[   30.627502] tiziano_rdns_init: Initializing RDNS processing
[   30.627508] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.627520] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1150000 (Binary Ninja EXACT) ***
[   30.627528] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1151000 (Binary Ninja EXACT) ***
[   30.627534] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1152000 (Binary Ninja EXACT) ***
[   30.627542] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1153000 (Binary Ninja EXACT) ***
[   30.627548] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1154000 (Binary Ninja EXACT) ***
[   30.627555] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1154800 (Binary Ninja EXACT) ***
[   30.627562] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1155000 (Binary Ninja EXACT) ***
[   30.627569] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1155800 (Binary Ninja EXACT) ***
[   30.627576] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.627582] *** tisp_init: AE0 buffer allocated at 0x01150000 ***
[   30.627588] *** CRITICAL FIX: data_b2f3c initialized to 0x81150000 (prevents stack corruption) ***
[   30.627596] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1158000 (Binary Ninja EXACT) ***
[   30.627603] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1159000 (Binary Ninja EXACT) ***
[   30.627610] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x115a000 (Binary Ninja EXACT) ***
[   30.627617] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x115b000 (Binary Ninja EXACT) ***
[   30.627624] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x115c000 (Binary Ninja EXACT) ***
[   30.627630] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x115c800 (Binary Ninja EXACT) ***
[   30.627637] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x115d000 (Binary Ninja EXACT) ***
[   30.627644] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x115d800 (Binary Ninja EXACT) ***
[   30.627651] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.627657] *** tisp_init: AE1 buffer allocated at 0x01158000 ***
[   30.627662] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.627668] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.627675] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.627680] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   30.627687] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.627692] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.627700] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.627708] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.627718] tiziano_ae_params_refresh: AE parameters refreshed
[   30.627724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.627729] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.627734] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.627740] tiziano_ae_para_addr: AE parameter addresses configured
[   30.627746] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.627753] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.627760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.627767] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.627774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.627780] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.627787] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.627794] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.627801] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.627808] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.627814] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.627821] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.627826] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.627832] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.627839] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.627846] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.627852] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.627858] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.627865] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.627872] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.627878] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.627884] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.627891] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.627898] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.627904] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.627910] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.627915] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.627922] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.640744] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.664394] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.688346] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.699796] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.717600] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.737389] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.748343] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.766155] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.777803] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.797509] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.797531] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.797537] tisp_event_set_cb: Setting callback for event 1
[   30.797545] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.797551] tisp_event_set_cb: Setting callback for event 6
[   30.797557] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.797563] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.797569] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.797576] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.797583] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.797590] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.797595] tiziano_awb_init: AWB hardware blocks enabled
[   30.797601] tiziano_gamma_init: Initializing Gamma processing
[   30.797606] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.797665] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.797671] tiziano_gib_init: Initializing GIB processing
[   30.797676] tiziano_lsc_init: Initializing LSC processing
[   30.797681] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.797687] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.797694] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.797701] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.797706] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.797762] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.797767] tiziano_ccm_init: Using linear CCM parameters
[   30.797773] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.797779] jz_isp_ccm: EV=64, CT=9984
[   30.797786] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.797791] cm_control: saturation=128
[   30.797797] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.797803] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.797808] tiziano_ccm_init: CCM initialized successfully
[   30.797813] tiziano_dmsc_init: Initializing DMSC processing
[   30.797819] tiziano_sharpen_init: Initializing Sharpening
[   30.797823] tiziano_sharpen_init: Using linear sharpening parameters
[   30.797829] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.797836] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.797841] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.797868] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.797875] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.797880] tiziano_sharpen_init: Sharpening initialized successfully
[   30.797885] tiziano_sdns_init: Initializing SDNS processing
[   30.797893] tiziano_sdns_init: Using linear SDNS parameters
m[   30.797899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.797905] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.797911] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.797944] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.797950] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.797955] tiziano_sdns_init: SDNS processing initialized successfully
[   30.797962] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.797967] tiziano_mdns_init: Using linear MDNS parameters
[   30.797977] tiziano_mdns_init: MDNS processing initialized successfully
[   30.797983] tiziano_clm_init: Initializing CLM processing
[   30.797987] tiziano_dpc_init: Initializing DPC processing
[   30.797993] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.797999] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.798005] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.798011] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.798025] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.798032] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.798037] tiziano_hldc_init: Initializing HLDC processing
[   30.798043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.798050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.798057] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.798063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.798070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.798077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.798084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.798091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.798097] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.798104] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.798111] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.798118] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.798125] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.798130] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.798135] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.798141] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.798147] tisp_adr_set_params: Writing ADR parameters to registers
[   30.798180] tisp_adr_set_params: ADR parameters written to hardware
[   30.798185] tisp_event_set_cb: Setting callback for event 18
[   30.798192] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.798197] tisp_event_set_cb: Setting callback for event 2
[   30.798203] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.798209] tiziano_adr_init: ADR processing initialized successfully
[   30.798215] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.798221] tiziano_bcsh_init: Initializing BCSH processing
[   30.798225] tiziano_ydns_init: Initializing YDNS processing
[   30.798231] tiziano_rdns_init: Initializing RDNS processing
[   30.798236] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.798241] tisp_event_init: Initializing ISP event system
[   30.798248] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.798253] tisp_event_set_cb: Setting callback for event 4
[   30.798259] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.798265] tisp_event_set_cb: Setting callback for event 5
[   30.798271] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.798277] tisp_event_set_cb: Setting callback for event 7
[   30.798283] tisp_event_set_cb: Event 7 callback set to c0685754
	[   30.798321] tisp_event_set_cb: Setting callback for event 9
[   30.798328] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.798334] tisp_event_set_cb: Setting callback for event 8
[   30.798340] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.798346] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.798352] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.798357] tisp_param_operate_init: Initializing parameter operations
[   30.798365] tisp_netlink_init: Initializing netlink communication
[   30.798370] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.798401] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.798413] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   30.798425] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   30.798431] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   30.798437] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.798443] tisp_code_create_tuning_node: Device already created, skipping
[   30.798449] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.798455] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.798461] *** ispcore_core_ops_init: Second tisp_init completed ***
[   30.798466] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   30.798475] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   30.798483] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.798488] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   30.798493] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.798499] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   30.798504] ispcore_core_ops_init: Complete, result=0<6>[   30.798510] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   30.798516] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   30.798523] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   30.798530] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.798538] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.798543] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.798551] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   30.798557] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.798567] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.798573] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.798580] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.798585] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   30.878330] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.878344] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.878353] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.878359] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.878365] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.878371] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.878377] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   30.878385] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.878392] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.878398] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.878403] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.878409] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   30.878417] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.878423] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.878429] csi_video_s_stream: sd=85219800, enable=1
[   30.878435] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.878441] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.878447] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.878455] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   30.878461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.878465] *** vic_core_s_stream: STREAM ON ***
[   30.878471] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.878477] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.878483] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.878489] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.878497] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.878503] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.878523] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   30.878529] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.878535] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.878541] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.878547] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.878552] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.878559] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.908325] MIPI interface configuration
[   30.908340] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.908345] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.908352] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   30.908358] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.908364] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.908371] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.908377] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.930372] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.930383] *** Continuing anyway to prevent infinite hang ***
[   30.930389] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.930395] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.930401] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.930407] tx_isp_vic_start: Linear mode enabled
[   30.930411] *** VIC start completed - vic_start_ok = 1 ***
[   30.930419] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.930425] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.930430] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.930438] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.930445] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930453] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930459] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.930465] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.930471] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.930478] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   30.930484] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   30.930491] ispvic_frame_channel_s_stream[2524]: streamon
[   30.930497] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.930503] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.930509] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.930514] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.930520] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.930527] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.930533] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.930539] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.930545] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.930551] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.930557] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.930563] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.930569] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.930577] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.930584] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.930591] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.930599] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.930607] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.930613] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.930619] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.930624] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.930631] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.930647] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.930653] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.930659] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.930665] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930671] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930676] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.930689] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930698] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.930763] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930775] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.930782] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.930791] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.930797] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.930803] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.930811] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.930819] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   30.931828] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.931833] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.931839] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.931947] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.931957] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939407] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939412] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.947131] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.955207] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   30.962751] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   30.967605] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   30.974511] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.980530] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.985461] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.992545] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.001347] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.007901] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   31.017333] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   31.026126] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   31.032593] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.040761] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.048564] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.055555] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   31.065249] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.072254] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.078898] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.085353] *** VIC ERROR: control limit error (bit 21) ***
[   31.091100] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.367795] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.367909] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.367917] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.367923] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.367929] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.367935] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.367940] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.367947] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.367953] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.367959] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.367968] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.367975] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.367983] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.367989] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.367995] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.368001] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.368007] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.476890] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.476897] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.476904] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.476910] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.476917] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.476924] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.476930] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.476937] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.476944] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.476950] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.476956] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.476962] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.476970] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.487960] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.499978] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.510526] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.524999] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.548355] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.566164] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.576278] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.596480] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.606557] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.626780] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.626802] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.626808] tisp_event_set_cb: Setting callback for event 1
[   30.626816] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.626822] tisp_event_set_cb: Setting callback for event 6
[   30.626828] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.626834] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.626839] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.626846] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.626854] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.626860] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.626866] tiziano_awb_init: AWB hardware blocks enabled
[   30.626871] tiziano_gamma_init: Initializing Gamma processing
[   30.626876] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.626936] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.626941] tiziano_gib_init: Initializing GIB processing
[   30.626946] tiziano_lsc_init: Initializing LSC processing
[   30.626952] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.626958] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.626965] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.626972] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.626977] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.627033] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.627038] tiziano_ccm_init: Using linear CCM parameters
[   30.627044] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.627050] jz_isp_ccm: EV=64, CT=9984
[   30.627057] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.627062] cm_control: saturation=128
[   30.627068] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.627074] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.627079] tiziano_ccm_init: CCM initialized successfully
[   30.627084] tiziano_dmsc_init: Initializing DMSC processing
[   30.627089] tiziano_sharpen_init: Initializing Sharpening
[   30.627094] tiziano_sharpen_init: Using linear sharpening parameters
[   30.627100] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.627107] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.627113] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.627139] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.627146] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.627151] tiziano_sharpen_init: Sharpening initialized successfully
[   30.627156] tiziano_sdns_init: Initializing SDNS processing
[   30.627164] tiziano_sdns_init: Using linear SDNS parameters
[   30.627170] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.627176] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.627182] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.627214] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.627221] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.627226] tiziano_sdns_init: SDNS processing initialized successfully
[   30.627233] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.627238] tiziano_mdns_init: Using linear MDNS parameters
[   30.627248] tiziano_mdns_init: MDNS processing initialized successfully
[   30.627253] tiziano_clm_init: Initializing CLM processing
[   30.627258] tiziano_dpc_init: Initializing DPC processing
[   30.627264] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.627270] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.627276] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.627282] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.627296] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.627303] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.627308] tiziano_hldc_init: Initializing HLDC processing
[   30.627315] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.627321] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.627328] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.627335] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.627342] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.627348] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.627355] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.627362] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.627369] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.627376] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.627382] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.627389] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.627396] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.627401] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.627407] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.627412] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.627419] tisp_adr_set_params: Writing ADR parameters to registers
[   30.627451] tisp_adr_set_params: ADR parameters written to hardware
[   30.627457] tisp_event_set_cb: Setting callback for event 18
[   30.627463] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.627469] tisp_event_set_cb: Setting callback for event 2
[   30.627475] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.627480] tiziano_adr_init: ADR processing initialized successfully
[   30.627487] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.627492] tiziano_bcsh_init: Initializing BCSH processing
[   30.627497] tiziano_ydns_init: Initializing YDNS processing
[   30.627502] tiziano_rdns_init: Initializing RDNS processing
[   30.627508] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.627520] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1150000 (Binary Ninja EXACT) ***
[   30.627528] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1151000 (Binary Ninja EXACT) ***
[   30.627534] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1152000 (Binary Ninja EXACT) ***
[   30.627542] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1153000 (Binary Ninja EXACT) ***
[   30.627548] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1154000 (Binary Ninja EXACT) ***
[   30.627555] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1154800 (Binary Ninja EXACT) ***
[   30.627562] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1155000 (Binary Ninja EXACT) ***
[   30.627569] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1155800 (Binary Ninja EXACT) ***
[   30.627576] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.627582] *** tisp_init: AE0 buffer allocated at 0x01150000 ***
[   30.627588] *** CRITICAL FIX: data_b2f3c initialized to 0x81150000 (prevents stack corruption) ***
[   30.627596] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1158000 (Binary Ninja EXACT) ***
[   30.627603] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1159000 (Binary Ninja EXACT) ***
[   30.627610] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x115a000 (Binary Ninja EXACT) ***
[   30.627617] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x115b000 (Binary Ninja EXACT) ***
[   30.627624] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x115c000 (Binary Ninja EXACT) ***
[   30.627630] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x115c800 (Binary Ninja EXACT) ***
[   30.627637] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x115d000 (Binary Ninja EXACT) ***
[   30.627644] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x115d800 (Binary Ninja EXACT) ***
[   30.627651] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.627657] *** tisp_init: AE1 buffer allocated at 0x01158000 ***
[   30.627662] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.627668] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.627675] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.627680] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   30.627687] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.627692] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.627700] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.627708] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.627718] tiziano_ae_params_refresh: AE parameters refreshed
[   30.627724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.627729] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.627734] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.627740] tiziano_ae_para_addr: AE parameter addresses configured
[   30.627746] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.627753] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.627760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.627767] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.627774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.627780] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.627787] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.627794] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.627801] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.627808] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.627814] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.627821] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.627826] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.627832] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.627839] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.627846] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.627852] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.627858] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.627865] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.627872] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.627878] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.627884] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.627891] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.627898] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.627904] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.627910] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.627915] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.627922] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.640744] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.664394] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.688346] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.699796] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.717600] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.737389] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.748343] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.766155] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.777803] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.797509] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.797531] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.797537] tisp_event_set_cb: Setting callback for event 1
[   30.797545] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.797551] tisp_event_set_cb: Setting callback for event 6
[   30.797557] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.797563] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.797569] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.797576] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.797583] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.797590] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.797595] tiziano_awb_init: AWB hardware blocks enabled
[   30.797601] tiziano_gamma_init: Initializing Gamma processing
[   30.797606] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.797665] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.797671] tiziano_gib_init: Initializing GIB processing
[   30.797676] tiziano_lsc_init: Initializing LSC processing
[   30.797681] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.797687] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.797694] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.797701] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.797706] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.797762] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.797767] tiziano_ccm_init: Using linear CCM parameters
[   30.797773] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.797779] jz_isp_ccm: EV=64, CT=9984
[   30.797786] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.797791] cm_control: saturation=128
[   30.797797] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.797803] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.797808] tiziano_ccm_init: CCM initialized successfully
[   30.797813] tiziano_dmsc_init: Initializing DMSC processing
[   30.797819] tiziano_sharpen_init: Initializing Sharpening
[   30.797823] tiziano_sharpen_init: Using linear sharpening parameters
[   30.797829] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.797836] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.797841] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.797868] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.797875] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.797880] tiziano_sharpen_init: Sharpening initialized successfully
[   30.797885] tiziano_sdns_init: Initializing SDNS processing
[   30.797893] tiziano_sdns_init: Using linear SDNS parameters
[   30.797899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.797905] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.797911] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.797944] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.797950] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.797955] tiziano_sdns_init: SDNS processing initialized successfully
[   30.797962] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.797967] tiziano_mdns_init: Using linear MDNS parameters
[   30.797977] tiziano_mdns_init: MDNS processing initialized successfully
[   30.797983] tiziano_clm_init: Initializing CLM processing
[   30.797987] tiziano_dpc_init: Initializing DPC processing
[   30.797993] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.797999] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.798005] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.798011] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.798025] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.798032] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.798037] tiziano_hldc_init: Initializing HLDC processing
[   30.798043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.798050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.798057] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.798063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.798070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.798077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.798084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.798091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.798097] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.798104] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.798111] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.798118] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.798125] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.798130] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.798135] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.798141] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.798147] tisp_adr_set_params: Writing ADR parameters to registers
[   30.798180] tisp_adr_set_params: ADR parameters written to hardware
[   30.798185] tisp_event_set_cb: Setting callback for event 18
[   30.798192] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.798197] tisp_event_set_cb: Setting callback for event 2
[   30.798203] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.798209] tiziano_adr_init: ADR processing initialized successfully
[   30.798215] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.798221] tiziano_bcsh_init: Initializing BCSH processing
[   30.798225] tiziano_ydns_init: Initializing YDNS processing
[   30.798231] tiziano_rdns_init: Initializing RDNS processing
[   30.798236] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.798241] tisp_event_init: Initializing ISP event system
[   30.798248] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.798253] tisp_event_set_cb: Setting callback for event 4
[   30.798259] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.798265] tisp_event_set_cb: Setting callback for event 5
[   30.798271] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.798277] tisp_event_set_cb: Setting callback for event 7
[   30.798283] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.798321] tisp_event_set_cb: Setting callback for event 9
[   30.798328] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.798334] tisp_event_set_cb: Setting callback for event 8
[   30.798340] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.798346] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.798352] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.798357] tisp_param_operate_init: Initializing parameter operations
[   30.798365] tisp_netlink_init: Initializing netlink communication
[   30.798370] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.798401] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.798413] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   30.798425] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   30.798431] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   30.798437] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.798443] tisp_code_create_tuning_node: Device already created, skipping
[   30.798449] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.798455] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.798461] *** ispcore_core_ops_init: Second tisp_init completed ***
[   30.798466] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   30.798475] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   30.798483] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.798488] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   30.798493] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.798499] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   30.798504] ispcore_core_ops_init: Complete, result=0<6>[   30.798510] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   30.798516] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   30.798523] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   30.798530] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.798538] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.798543] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.798551] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   30.798557] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.798567] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.798573] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.798580] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.798585] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   30.878330] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.878344] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.878353] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.878359] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.878365] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.878371] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.878377] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   30.878385] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.878392] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.878398] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.878403] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.878409] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   30.878417] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.878423] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.878429] csi_video_s_stream: sd=85219800, enable=1
[   30.878435] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.878441] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.878447] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.878455] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   30.878461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.878465] *** vic_core_s_stream: STREAM ON ***
[   30.878471] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.878477] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.878483] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.878489] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.878497] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.878503] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.878523] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   30.878529] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.878535] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.878541] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.878547] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.878552] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.878559] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.908325] MIPI interface configuration
[   30.908340] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.908345] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.908352] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   30.908358] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.908364] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.908371] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.908377] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.930372] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.930383] *** Continuing anyway to prevent infinite hang ***
[   30.930389] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.930395] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.930401] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.930407] tx_isp_vic_start: Linear mode enabled
[   30.930411] *** VIC start completed - vic_start_ok = 1 ***
[   30.930419] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.930425] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.930430] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.930438] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.930445] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930453] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930459] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.930465] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.930471] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.930478] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   30.930484] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   30.930491] ispvic_frame_channel_s_stream[2524]: streamon
[   30.930497] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.930503] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.930509] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.930514] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.930520] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.930527] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.930533] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.930539] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.930545] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.930551] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.930557] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.930563] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.930569] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.930577] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.930584] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.930591] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.930599] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.930607] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.930613] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.930619] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.930624] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.930631] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.930647] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.930653] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.930659] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.930665] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930671] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930676] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.930689] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930698] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.930763] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930775] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.930782] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.930791] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.930797] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.930803] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.930811] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.930819] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   30.931828] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.931833] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.931839] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.931947] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.931957] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939407] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939412] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.947131] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.955207] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   30.962751] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   30.967605] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   30.974511] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.980530] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.985461] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.992545] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.001347] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.007901] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   31.017333] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   31.026126] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
d[   31.032593] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.040761] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.048564] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.055555] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   31.065249] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.072254] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.078898] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.085353] *** VIC ERROR: control limit error (bit 21) ***
[   31.091100] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.367795] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.367909] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.367917] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.367923] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.367929] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.367935] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.367940] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.367947] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.367953] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.367959] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.367968] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.367975] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.367983] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.367989] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.367995] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.368001] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.368007] *** tx_vic_enable_irq: completed successfully ***
[   31.788498] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.788512] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   31.788518] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   31.788524] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   31.788532] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   31.788538] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   31.788543] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   31.788549] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   31.788556] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.788564] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   31.788572] gc2053: s_stream called with enable=1
[   31.788579] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.788585] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.788592] gc2053: About to write streaming registers for interface 1
[   31.788598] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.788607] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.788928] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.788935] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.788943] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789263] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789270] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.789277] sensor_write_array: Complete - wrote 2 registers, 0 errors
m[   31.789283] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.789289] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.789295] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.789301] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   31.789308] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.789314] gc2053: s_stream called with enable=1
[   31.789320] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.789326] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.789332] gc2053: About to write streaming registers for interface 1
[   31.789338] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.789347] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789661] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.789668] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.789676] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789990] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789997] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790003] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.790010] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790015] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790021] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790027] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.790040] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   31.790047] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.790053] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.790060] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.790066] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.790072] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.790079] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.790086] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.790092] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.790098] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.790104] csi_video_s_stream: sd=85219800, enable=1
[   31.790110] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.790118] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   31.790124] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.790130] *** vic_core_s_stream: STREAM ON ***
[   31.790135] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.790141] gc2053: s_stream called with enable=1
[   31.790148] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790154] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790160] gc2053: About to write streaming registers for interface 1
[   31.790166] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790174] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790489] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.790496] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.790504] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790818] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.790824] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790831] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.790837] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790843] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790849] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790855] gc2053: s_stream called with enable=1
[   31.790862] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790868] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790874] gc2053: About to write streaming registers for interface 1
[   31.790880] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790888] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.791202] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.791208] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.791217] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
	[   31.791530] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.791536] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.791543] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.791549] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.791555] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.791561] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.998839] ISP M0 device open called from pid 2273
[   31.998872] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.998880] ISP M0 tuning buffer allocated: 811a8000 (size=0x500c, aligned)
[   31.998886] tisp_par_ioctl global variable set: 811a8000
[   31.998942] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.998949] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.998955] isp_core_tuning_init: Initializing tuning data structure
[   31.998973] isp_core_tuning_init: Tuning data structure initialized at 811b0000
[   31.998980] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.998985] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.998992] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811b0000
[   31.998997] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.999003] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.999010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.999046] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.999054] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.999060] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.999065] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.999090] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999098] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.999104] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.999112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999118] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.999125] CRITICAL: Cannot access saturation field at 811b0024 - PREVENTING BadVA CRASH
[   31.999493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999506] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999513] Set control: cmd=0x980901 value=128
[   31.999577] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999585] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999592] Set control: cmd=0x98091b value=128
[   31.999652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999660] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.999666] Set control: cmd=0x980902 value=128
[   31.999672] tisp_bcsh_saturation: saturation=128
[   31.999678] tiziano_bcsh_update: Updating BCSH parameters
[   31.999685]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.999690] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.999751] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999759] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.999765] Set control: cmd=0x980900 value=128
[   31.999844] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999852] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999858] Set control: cmd=0x980901 value=128
[   31.999917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999926] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999932] Set control: cmd=0x98091b value=128
[   31.999992] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000000] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.000006] Set control: cmd=0x980902 value=128
[   32.000012] tisp_bcsh_saturation: saturation=128
[   32.000016] tiziano_bcsh_update: Updating BCSH parameters
[   32.000024]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0

[   32.000029] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.000089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000097] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.000103] Set control: cmd=0x980900 value=128
[   32.000169] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000183] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.000255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000262] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000268] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001366] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001379] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.001386] Set control: cmd=0x980914 value=0
[   32.001566] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001576] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.001583] Set control: cmd=0x980915 value=0
[   32.001712] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.001721] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.001727] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001876] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.001887] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.001894] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.001901] csi_video_s_stream: sd=85219800, enable=0
[   32.001908] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.001916] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=0 ***
[   32.001922] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.001926] *** vic_core_s_stream: STREAM OFF ***
[   32.001932] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.001940] gc2053: s_stream called with enable=0
[   32.001948] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.001954] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.001960] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.001969] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.002293] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.002301] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.002310] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004522] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.004535] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.004542] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.004549] gc2053: Sensor hardware streaming stopped
[   32.004556] gc2053: s_stream called with enable=0
[   32.004563] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.004569] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.004575] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.004584] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004903] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.004910] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.004918] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.005230] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.005236] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.005243] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.005248] gc2053: Sensor hardware streaming stopped
[   32.005264] ISP IOCTL: cmd=0x800456d1 arg=0x7ffaa8b0
[   32.005271] tx_isp_video_link_destroy: Destroying links for config 0
[   32.005278] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.005288] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.005295] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.005302] Set control: cmd=0x8000164 value=1
[   32.005310] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   32.005316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.005322] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.005327] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.005334] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.005340] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.005346] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.005353] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.005360] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.005366] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   32.005372] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.005378] csi_video_s_stream: sd=85219800, enable=1
[   32.005385] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   32.005392] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   32.005398] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.005404] *** vic_core_s_stream: STREAM ON ***
[   32.005409] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.005415] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.005421] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   32.005427] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.005435] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   32.005441] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   32.005448] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   32.005454] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   32.005460] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   32.005466] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   32.005472] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   32.005477] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   32.005484] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   32.006858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.006870] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.006876] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.006949] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.007052] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.028284] MIPI interface configuration
[   32.028299] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   32.028305] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   32.028311] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[   32.028317] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   32.028324] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   32.028331] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   32.028336] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   32.045932] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   32.045943] *** Continuing anyway to prevent infinite hang ***
[   32.045949] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   32.045954] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   32.045961] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   32.045966] tx_isp_vic_start: Linear mode enabled
[   32.045971] *** VIC start completed - vic_start_ok = 1 ***
[   32.045979] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   32.045984] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   32.045990] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.045998] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.046004] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046012] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046019] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.046024] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.046031] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.046038] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   32.046044] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   32.046050] ispvic_frame_channel_s_stream[2524]: streamon
[   32.046056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.046062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.046068] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.046074] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.046079] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.046086] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.046092] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.046099] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.046105] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.046111] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.046116] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.046122] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.046129] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.046136] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.046144] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.046151] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.046159] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.046166] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.046172] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.046178] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.046184] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.046191] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.046206] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   32.046214] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   32.046219] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.046224] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046231] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046236] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.046250] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046258] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   32.046323] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046335] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.046342] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.046351] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.046357] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.046362] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.046372] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   32.046379] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   32.047388] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.047393] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.047398] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.047506] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.047518] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054962] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054968] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.062688] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.070764] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   32.078298] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   32.083150] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   32.090058] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.096078] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.101021] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.108107] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.116909] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.123463] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   32.132895] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   32.141685] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   32.148153] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   32.156321] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   32.164121] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   32.171117] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   32.180810] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.187813] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   32.194459] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.200919] *** VIC ERROR: control limit error (bit 21) ***
[   32.206664] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.627401] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.627407] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.627412] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.627419] tisp_adr_set_params: Writing ADR parameters to registers
[   30.627451] tisp_adr_set_params: ADR parameters written to hardware
[   30.627457] tisp_event_set_cb: Setting callback for event 18
[   30.627463] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.627469] tisp_event_set_cb: Setting callback for event 2
[   30.627475] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.627480] tiziano_adr_init: ADR processing initialized successfully
[   30.627487] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.627492] tiziano_bcsh_init: Initializing BCSH processing
[   30.627497] tiziano_ydns_init: Initializing YDNS processing
[   30.627502] tiziano_rdns_init: Initializing RDNS processing
[   30.627508] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.627520] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1150000 (Binary Ninja EXACT) ***
[   30.627528] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1151000 (Binary Ninja EXACT) ***
[   30.627534] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1152000 (Binary Ninja EXACT) ***
[   30.627542] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1153000 (Binary Ninja EXACT) ***
[   30.627548] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1154000 (Binary Ninja EXACT) ***
[   30.627555] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1154800 (Binary Ninja EXACT) ***
[   30.627562] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1155000 (Binary Ninja EXACT) ***
[   30.627569] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1155800 (Binary Ninja EXACT) ***
[   30.627576] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.627582] *** tisp_init: AE0 buffer allocated at 0x01150000 ***
[   30.627588] *** CRITICAL FIX: data_b2f3c initialized to 0x81150000 (prevents stack corruption) ***
[   30.627596] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1158000 (Binary Ninja EXACT) ***
[   30.627603] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1159000 (Binary Ninja EXACT) ***
[   30.627610] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x115a000 (Binary Ninja EXACT) ***
[   30.627617] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x115b000 (Binary Ninja EXACT) ***
[   30.627624] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x115c000 (Binary Ninja EXACT) ***
[   30.627630] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x115c800 (Binary Ninja EXACT) ***
[   30.627637] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x115d000 (Binary Ninja EXACT) ***
[   30.627644] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x115d800 (Binary Ninja EXACT) ***
[   30.627651] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.627657] *** tisp_init: AE1 buffer allocated at 0x01158000 ***
[   30.627662] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.627668] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.627675] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   30.627680] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   30.627687] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.627692] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.627700] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.627708] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.627718] tiziano_ae_params_refresh: AE parameters refreshed
[   30.627724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.627729] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.627734] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.627740] tiziano_ae_para_addr: AE parameter addresses configured
[   30.627746] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.627753] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.627760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.627767] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.627774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.627780] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.627787] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.627794] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b7da814 (Binary Ninja EXACT) ***
[   30.627801] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.627808] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.627814] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.627821] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.627826] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.627832] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.627839] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.627846] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.627852] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.627858] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.627865] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.627872] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.627878] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.627884] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.627891] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.627898] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.627904] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.627910] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.627915] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.627922] *** system_irq_func_set: Registered handler c0686898 at index 10 ***
[   30.640744] *** system_irq_func_set: Registered handler c068698c at index 27 ***
[   30.664394] *** system_irq_func_set: Registered handler c0686898 at index 26 ***
[   30.688346] *** system_irq_func_set: Registered handler c0686a74 at index 29 ***
[   30.699796] *** system_irq_func_set: Registered handler c0686a00 at index 28 ***
[   30.717600] *** system_irq_func_set: Registered handler c0686ae8 at index 30 ***
[   30.737389] *** system_irq_func_set: Registered handler c0686b3c at index 20 ***
[   30.748343] *** system_irq_func_set: Registered handler c0686b90 at index 18 ***
[   30.766155] *** system_irq_func_set: Registered handler c0686be4 at index 31 ***
[   30.777803] *** system_irq_func_set: Registered handler c0686c38 at index 11 ***
[   30.797509] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.797531] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.797537] tisp_event_set_cb: Setting callback for event 1
[   30.797545] tisp_event_set_cb: Event 1 callback set to c0686498
[   30.797551] tisp_event_set_cb: Setting callback for event 6
[   30.797557] tisp_event_set_cb: Event 6 callback set to c06859f8
[   30.797563] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.797569] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.797576] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.797583] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.797590] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.797595] tiziano_awb_init: AWB hardware blocks enabled
[   30.797601] tiziano_gamma_init: Initializing Gamma processing
[   30.797606] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.797665] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.797671] tiziano_gib_init: Initializing GIB processing
[   30.797676] tiziano_lsc_init: Initializing LSC processing
[   30.797681] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.797687] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.797694] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.797701] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.797706] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.797762] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.797767] tiziano_ccm_init: Using linear CCM parameters
[   30.797773] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.797779] jz_isp_ccm: EV=64, CT=9984
[   30.797786] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.797791] cm_control: saturation=128
[   30.797797] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.797803] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.797808] tiziano_ccm_init: CCM initialized successfully
[   30.797813] tiziano_dmsc_init: Initializing DMSC processing
[   30.797819] tiziano_sharpen_init: Initializing Sharpening
[   30.797823] tiziano_sharpen_init: Using linear sharpening parameters
[   30.797829] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.797836] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.797841] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.797868] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.797875] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.797880] tiziano_sharpen_init: Sharpening initialized successfully
[   30.797885] tiziano_sdns_init: Initializing SDNS processing
[   30.797893] tiziano_sdns_init: Using linear SDNS parameters
[   30.797899] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.797905] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.797911] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.797944] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.797950] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.797955] tiziano_sdns_init: SDNS processing initialized successfully
[   30.797962] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.797967] tiziano_mdns_init: Using linear MDNS parameters
[   30.797977] tiziano_mdns_init: MDNS processing initialized successfully
[   30.797983] tiziano_clm_init: Initializing CLM processing
[   30.797987] tiziano_dpc_init: Initializing DPC processing
[   30.797993] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.797999] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.798005] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.798011] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.798025] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.798032] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.798037] tiziano_hldc_init: Initializing HLDC processing
[   30.798043] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.798050] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.798057] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.798063] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.798070] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.798077] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.798084] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.798091] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.798097] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.798104] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.798111] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.798118] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.798125] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.798130] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.798135] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.798141] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.798147] tisp_adr_set_params: Writing ADR parameters to registers
[   30.798180] tisp_adr_set_params: ADR parameters written to hardware
[   30.798185] tisp_event_set_cb: Setting callback for event 18
[   30.798192] tisp_event_set_cb: Event 18 callback set to c0686b90
[   30.798197] tisp_event_set_cb: Setting callback for event 2
[   30.798203] tisp_event_set_cb: Event 2 callback set to c0685694
[   30.798209] tiziano_adr_init: ADR processing initialized successfully
[   30.798215] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.798221] tiziano_bcsh_init: Initializing BCSH processing
[   30.798225] tiziano_ydns_init: Initializing YDNS processing
[   30.798231] tiziano_rdns_init: Initializing RDNS processing
[   30.798236] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.798241] tisp_event_init: Initializing ISP event system
[   30.798248] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.798253] tisp_event_set_cb: Setting callback for event 4
[   30.798259] tisp_event_set_cb: Event 4 callback set to c06856c0
[   30.798265] tisp_event_set_cb: Setting callback for event 5
[   30.798271] tisp_event_set_cb: Event 5 callback set to c0685b88
[   30.798277] tisp_event_set_cb: Setting callback for event 7
[   30.798283] tisp_event_set_cb: Event 7 callback set to c0685754
[   30.798321] tisp_event_set_cb: Setting callback for event 9
[   30.798328] tisp_event_set_cb: Event 9 callback set to c06857dc
[   30.798334] tisp_event_set_cb: Setting callback for event 8
[   30.798340] tisp_event_set_cb: Event 8 callback set to c06858a0
[   30.798346] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.798352] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.798357] tisp_param_operate_init: Initializing parameter operations
[   30.798365] tisp_netlink_init: Initializing netlink communication
[   30.798370] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.798401] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.798413] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   30.798425] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   30.798431] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   30.798437] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.798443] tisp_code_create_tuning_node: Device already created, skipping
[   30.798449] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.798455] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.798461] *** ispcore_core_ops_init: Second tisp_init completed ***
[   30.798466] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   30.798475] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   30.798483] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.798488] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   30.798493] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.798499] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   30.798504] ispcore_core_ops_init: Complete, result=0<6>[   30.798510] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   30.798516] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   30.798523] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   30.798530] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.798538] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.798543] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.798551] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   30.798557] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.798567] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.798573] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.798580] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.798585] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   30.878330] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.878344] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.878353] *** vic_core_ops_init: ENTRY - sd=85f7a000, enable=1 ***
[   30.878359] *** vic_core_ops_init: vic_dev=85f7a000, current state check ***
[   30.878365] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.878371] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.878377] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   30.878385] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.878392] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.878398] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.878403] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.878409] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   30.878417] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.878423] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.878429] csi_video_s_stream: sd=85219800, enable=1
[   30.878435] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.878441] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.878447] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.878455] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   30.878461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.878465] *** vic_core_s_stream: STREAM ON ***
[   30.878471] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.878477] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.878483] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.878489] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.878497] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.878503] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.878523] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   30.878529] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.878535] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.878541] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.878547] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.878552] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.878559] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.908325] MIPI interface configuration
[   30.908340] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.908345] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.908352] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   30.908358] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.908364] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.908371] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.908377] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.930372] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.930383] *** Continuing anyway to prevent infinite hang ***
[   30.930389] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.930395] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.930401] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.930407] tx_isp_vic_start: Linear mode enabled
[   30.930411] *** VIC start completed - vic_start_ok = 1 ***
[   30.930419] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.930425] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.930430] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.930438] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.930445] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930453] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930459] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.930465] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.930471] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.930478] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   30.930484] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   30.930491] ispvic_frame_channel_s_stream[2524]: streamon
[   30.930497] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.930503] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.930509] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.930514] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.930520] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.930527] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.930533] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.930539] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.930545] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.930551] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.930557] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.930563] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.930569] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.930577] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.930584] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.930591] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.930599] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.930607] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.930613] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.930619] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.930624] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.930631] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.930647] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.930653] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.930659] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.930665] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930671] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930676] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.930689] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930698] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.930763] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930775] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.930782] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.930791] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.930797] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.930803] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.930811] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.930819] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   30.931828] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.931833] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.931839] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.931947] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.931957] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939407] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939412] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.947131] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.955207] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   30.962751] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   30.967605] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   30.974511] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.980530] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.985461] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.992545] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.001347] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.007901] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   31.017333] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   31.026126] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   31.032593] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.040761] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.048564] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.055555] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   31.065249] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.072254] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.078898] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.085353] *** VIC ERROR: control limit error (bit 21) ***
[   31.091100] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.367795] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.367909] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.367917] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.367923] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.367929] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.367935] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.367940] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.367947] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.367953] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.367959] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.367968] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.367975] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.367983] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.367989] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.367995] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.368001] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.368007] *** tx_vic_enable_irq: completed successfully ***
[   31.788498] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.788512] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   31.788518] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   31.788524] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   31.788532] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   31.788538] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   31.788543] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   31.788549] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   31.788556] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.788564] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   31.788572] gc2053: s_stream called with enable=1
[   31.788579] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.788585] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
d[   31.788592] gc2053: About to write streaming registers for interface 1
[   31.788598] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.788607] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.788928] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.788935] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.788943] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789263] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789270] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.789277] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.789283] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.789289] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.789295] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.789301] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   31.789308] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.789314] gc2053: s_stream called with enable=1
[   31.789320] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.789326] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.789332] gc2053: About to write streaming registers for interface 1
[   31.789338] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.789347] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789661] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.789668] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.789676] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789990] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789997] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790003] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.790010] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790015] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790021] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790027] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.790040] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   31.790047] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.790053] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.790060] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.790066] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.790072] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.790079] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.790086] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.790092] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.790098] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.790104] csi_video_s_stream: sd=85219800, enable=1
[   31.790110] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.790118] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   31.790124] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.790130] *** vic_core_s_stream: STREAM ON ***
[   31.790135] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.790141] gc2053: s_stream called with enable=1
[   31.790148] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790154] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790160] gc2053: About to write streaming registers for interface 1
[   31.790166] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790174] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790489] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.790496] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.790504] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790818] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.790824] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790831] sensor_write_array: Complete - wrote 2 registers, 0 errorsm
[   31.790837] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790843] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790849] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790855] gc2053: s_stream called with enable=1
[   31.790862] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790868] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790874] gc2053: About to write streaming registers for interface 1
[   31.790880] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790888] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.791202] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.791208] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.791217] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.791530] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.791536] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.791543] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.791549] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.791555] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.791561] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.998839] ISP M0 device open called from pid 2273
[   31.998872] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.998880] ISP M0 tuning buffer allocated: 811a8000 (size=0x500c, aligned)
[   31.998886] tisp_par_ioctl global variable set: 811a8000
[   31.998942] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.998949] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.998955] isp_core_tuning_init: Initializing tuning data structure
[   31.998973] isp_core_tuning_init: Tuning data structure initialized at 811b0000
[   31.998980] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.998985] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.998992] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811b0000
[   31.998997] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.999003] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.999010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.999046] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.999054] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.999060] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.999065] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.999090] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999098] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.999104] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.999112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999118] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.999125] CRITICAL: Cannot access saturation field at 811b0024 - PREVENTING BadVA CRASH
[   31.999493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999506] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999513] Set control: cmd=0x980901 value=128
[   31.999577] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999585] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999592] Set control: cmd=0x98091b value=128
[   31.999652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999660] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.999666] Set control: cmd=0x980902 value=128
[   31.999672] tisp_bcsh_saturation: saturation=128
[   31.999678] tiziano_bcsh_update: Updating BCSH parameters
[   31.999685]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.999690] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.999751] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999759] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.999765] Set control: cmd=0x980900 value=128
[   31.999844] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999852] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999858] Set control: cmd=0x980901 value=128
[   31.999917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999926] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999932] Set control: cmd=0x98091b value=128
[   31.999992] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000000] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.000006] Set control: cmd=0x980902 value=128
[   32.000012] tisp_bcsh_saturation: saturation=128
[   32.000016] tiziano_bcsh_update: Updating BCSH parameters
[   32.000024]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.000029] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.000089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000097] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.000103] Set control: cmd=0x980900 value=128
[   32.000169] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000183] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.000255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000262] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000268] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001366] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001379] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.001386] Set control: cmd=0x980914 value=0
[   32.001566] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001576] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.001583] Set control: cmd=0x980915 value=0
[   32.001712] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.001721] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.001727] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001876] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.001887] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.001894] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.001901] csi_video_s_stream: sd=85219800, enable=0
[   32.001908] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.001916] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=0 ***
[   32.001922] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.001926] *** vic_core_s_stream: STREAM OFF ***
[   32.001932] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.001940] gc2053: s_stream called with enable=0
[   32.001948] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.001954] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.001960] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.001969] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.002293] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.002301] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.002310] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004522] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.004535] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.004542] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.004549] gc2053: Sensor hardware streaming stopped
[   32.004556] gc2053: s_stream called with enable=0
[   32.004563] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.004569] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.004575] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.004584] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004903] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.004910] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.004918] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.005230] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.005236] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.005243] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.005248] gc2053: Sensor hardware streaming stopped
[   32.005264] ISP IOCTL: cmd=0x800456d1 arg=0x7ffaa8b0
[   32.005271] tx_isp_video_link_destroy: Destroying links for config 0
[   32.005278] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.005288] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.005295] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.005302] Set control: cmd=0x8000164 value=1
[   32.005310] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   32.005316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.005322] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.005327] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.005334] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.005340] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.005346] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.005353] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.005360] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.005366] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   32.005372] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.005378] csi_video_s_stream: sd=85219800, enable=1
[   32.005385] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   32.005392] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   32.005398] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.005404] *** vic_core_s_stream: STREAM ON ***
[   32.005409] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.005415] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.005421] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   32.005427] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.005435] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   32.005441] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   32.005448] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   32.005454] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   32.005460] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   32.005466] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   32.005472] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   32.005477] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   32.005484] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   32.006858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.006870] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.006876] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.006949] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.007052] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.028284] MIPI interface configuration
[   32.028299] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   32.028305] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   32.028311] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[   32.028317] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   32.028324] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   32.028331] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   32.028336] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   32.045932] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   32.045943] *** Continuing anyway to prevent infinite hang ***
[   32.045949] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   32.045954] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   32.045961] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   32.045966] tx_isp_vic_start: Linear mode enabled
[   32.045971] *** VIC start completed - vic_start_ok = 1 ***
[   32.045979] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   32.045984] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   32.045990] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.045998] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.046004] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046012] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046019] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.046024] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.046031] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.046038] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   32.046044] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   32.046050] ispvic_frame_channel_s_stream[2524]: streamon
[   32.046056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.046062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.046068] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.046074] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.046079] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.046086] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.046092] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.046099] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.046105] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.046111] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.046116] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.046122] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.046129] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.046136] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.046144] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.046151] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.046159] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.046166] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.046172] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.046178] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.046184] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.046191] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.046206] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   32.046214] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   32.046219] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.046224] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046231] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046236] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.046250] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046258] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   32.046323] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046335] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.046342] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.046351] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.046357] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.046362] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.046372] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   32.046379] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   32.047388] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.047393] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.047398] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.047506] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.047518] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054962] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054968] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.062688] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.070764] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   32.078298] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   32.083150] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   32.090058] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.096078] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.101021] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.108107] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.116909] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.123463] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   32.132895] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   32.141685] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   32.148153] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   32.156321] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   32.164121] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   32.171117] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   32.180810] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.187813] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   32.194459] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.200919] *** VIC ERROR: control limit error (bit 21) ***
[   32.206664] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   32.408103] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   32.408243] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.408251] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.408257] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.408263] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.408269] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.408275] tx_vic_enable_irq: Calling VIC interrupt callback
[   32.408281] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   32.408288] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   32.408294] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   32.408303] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   32.408309] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   32.408317] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   32.408323] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.408330] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.408335] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.408341] *** tx_vic_enable_irq: completed successfully ***
[   32.819074] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.819087] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   32.819092] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   32.819099] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   32.819107] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   32.819112] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   32.819118] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.819124] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   32.819135] gc2053: s_stream called with enable=1
[   32.819142] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.819148] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.819154] gc2053: About to write streaming registers for interface 1
[   32.819160] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.819170] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.819490] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.819498] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.819506] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822130] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.822142] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.822149] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.822156] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.822163] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.822169] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
	[   32.822176] gc2053: s_stream called with enable=1
[   32.822183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.822188] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.822195] gc2053: About to write streaming registers for interface 1
[   32.822201] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.822210] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822530] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.822537] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.822546] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.825036] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.825049] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.825056] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.825064] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.825070] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.825076] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.825300] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.825310] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.825318] Set control: cmd=0x980918 value=2
[   32.825520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825537] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.825686] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825700] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830596] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830609] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[INFO:WS.cpp]: Server started on port 8089
[   32.830615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830814] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830824] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.830830] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831000] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831015] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831146] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831154] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831160] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831295] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831304] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831310] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831449] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831455] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831673] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831687] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831832] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831838] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# dmesg set jpeg streamMngCtx suceess

[   30.878398] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.878403] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.878409] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   30.878417] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.878423] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.878429] csi_video_s_stream: sd=85219800, enable=1
[   30.878435] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.878441] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.878447] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.878455] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   30.878461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.878465] *** vic_core_s_stream: STREAM ON ***
[   30.878471] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.878477] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.878483] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.878489] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.878497] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   30.878503] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   30.878523] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   30.878529] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.878535] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.878541] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.878547] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.878552] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.878559] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.908325] MIPI interface configuration
[   30.908340] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.908345] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.908352] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   30.908358] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.908364] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.908371] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.908377] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.930372] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.930383] *** Continuing anyway to prevent infinite hang ***
[   30.930389] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.930395] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.930401] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.930407] tx_isp_vic_start: Linear mode enabled
[   30.930411] *** VIC start completed - vic_start_ok = 1 ***
[   30.930419] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.930425] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.930430] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.930438] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.930445] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930453] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930459] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.930465] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.930471] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.930478] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   30.930484] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   30.930491] ispvic_frame_channel_s_stream[2524]: streamon
[   30.930497] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.930503] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.930509] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.930514] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.930520] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.930527] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.930533] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.930539] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.930545] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.930551] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.930557] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.930563] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.930569] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.930577] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.930584] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.930591] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.930599] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.930607] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.930613] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.930619] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.930624] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.930631] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.930647] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.930653] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.930659] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.930665] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.930671] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   30.930676] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.930689] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930698] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.930763] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   30.930775] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.930782] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.930791] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.930797] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.930803] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.930811] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.930819] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   30.931828] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.931833] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.931839] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.931947] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.931957] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939407] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   30.939412] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.947131] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.955207] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   30.962751] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   30.967605] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   30.974511] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.980530] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.985461] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.992545] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   31.001347] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   31.007901] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   31.017333] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   31.026126] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   31.032593] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.040761] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.048564] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.055555] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   31.065249] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.072254] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.078898] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.085353] *** VIC ERROR: control limit error (bit 21) ***
[   31.091100] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.367795] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.367909] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.367917] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.367923] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.367929] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.367935] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.367940] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.367947] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.367953] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.367959] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.367968] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.367975] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.367983] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.367989] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.367995] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.368001] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.368007] *** tx_vic_enable_irq: completed successfully ***
[   31.788498] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.788512] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   31.788518] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   31.788524] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   31.788532] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   31.788538] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   31.788543] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   31.788549] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   31.788556] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.788564] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   31.788572] gc2053: s_stream called with enable=1
[   31.788579] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.788585] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.788592] gc2053: About to write streaming registers for interface 1
[   31.788598] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.788607] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.788928] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.788935] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.788943] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789263] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789270] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.789277] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.789283] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.789289] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.789295] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.789301] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   31.789308] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.789314] gc2053: s_stream called with enable=1
[   31.789320] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.789326] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.789332] gc2053: About to write streaming registers for interface 1
[   31.789338] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.789347] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789661] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.789668] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.789676] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.789990] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.789997] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790003] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.790010] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790015] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790021] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790027] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.790040] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   31.790047] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.790053] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.790060] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.790066] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.790072] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.790079] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.790086] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.790092] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.790098] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.790104] csi_video_s_stream: sd=85219800, enable=1
[   31.790110] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.790118] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   31.790124] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   31.790130] *** vic_core_s_stream: STREAM ON ***
[   31.790135] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   31.790141] gc2053: s_stream called with enable=1
[   31.790148] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790154] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790160] gc2053: About to write streaming registers for interface 1
[   31.790166] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790174] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790489] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.790496] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.790504] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.790818] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.790824] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.790831] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.790837] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.790843] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.790849] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.790855] gc2053: s_stream called with enable=1
[   31.790862] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.790868] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.790874] gc2053: About to write streaming registers for interface 1
[   31.790880] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.790888] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   31.791202] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.791208] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.791217] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   31.791530] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.791536] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.791543] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.791549] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.791555] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.791561] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.998839] ISP M0 device open called from pid 2273
[   31.998872] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.998880] ISP M0 tuning buffer allocated: 811a8000 (size=0x500c, aligned)
[   31.998886] tisp_par_ioctl global variable set: 811a8000
[   31.998942] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.998949] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.998955] isp_core_tuning_init: Initializing tuning data structure
[   31.998973] isp_core_tuning_init: Tuning data structure initialized at 811b0000
[   31.998980] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.998985] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.998992] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811b0000
[   31.998997] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.999003] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.999010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.999046] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.999054] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.999060] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.999065] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.999090] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999098] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.999104] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.999112] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.999118] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.999125] CRITICAL: Cannot access saturation field at 811b0024 - PREVENTING BadVA CRASH
[   31.999493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999506] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999513] Set control: cmd=0x980901 value=128
[   31.999577] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999585] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999592] Set control: cmd=0x98091b value=128
[   31.999652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999660] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.999666] Set control: cmd=0x980902 value=128
[   31.999672] tisp_bcsh_saturation: saturation=128
[   31.999678] tiziano_bcsh_update: Updating BCSH parameters
[   31.999685]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.999690] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.999751] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999759] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.999765] Set control: cmd=0x980900 value=128
[   31.999844] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999852] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.999858] Set control: cmd=0x980901 value=128
[   31.999917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.999926] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.999932] Set control: cmd=0x98091b value=128
[   31.999992] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000000] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   32.000006] Set control: cmd=0x980902 value=128
[   32.000012] tisp_bcsh_saturation: saturation=128
[   32.000016] tiziano_bcsh_update: Updating BCSH parameters
[   32.000024]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   32.000029] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   32.000089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.000097] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   32.000103] Set control: cmd=0x980900 value=128
[   32.000169] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000183] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.000255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.000262] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.000268] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001366] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001379] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   32.001386] Set control: cmd=0x980914 value=0
[   32.001566] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.001576] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   32.001583] Set control: cmd=0x980915 value=0
[   32.001712] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.001721] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.001727] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.001876] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   32.001887] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   32.001894] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.001901] csi_video_s_stream: sd=85219800, enable=0
[   32.001908] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.001916] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=0 ***
[   32.001922] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.001926] *** vic_core_s_stream: STREAM OFF ***
[   32.001932] vic_core_s_stream: Stream OFF - state 4 -> 3
[   32.001940] gc2053: s_stream called with enable=0
[   32.001948] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.001954] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.001960] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.001969] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.002293] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.002301] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.002310] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004522] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.004535] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.004542] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.004549] gc2053: Sensor hardware streaming stopped
[   32.004556] gc2053: s_stream called with enable=0
[   32.004563] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.004569] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   32.004575] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   32.004584] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.004903] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.004910] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.004918] sensor_write: reg=0x3e val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.005230] sensor_write: reg=0x3e val=0x00 SUCCESS
[   32.005236] sensor_write_array: reg[2] 0x3e=0x00 OK
[   32.005243] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.005248] gc2053: Sensor hardware streaming stopped
[   32.005264] ISP IOCTL: cmd=0x800456d1 arg=0x7ffaa8b0
[   32.005271] tx_isp_video_link_destroy: Destroying links for config 0
[   32.005278] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   32.005288] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.005295] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   32.005302] Set control: cmd=0x8000164 value=1
[   32.005310] ISP IOCTL: cmd=0x800456d0 arg=0x7ffaa8b0
[   32.005316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   32.005322] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   32.005327] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   32.005334] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   32.005340] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   32.005346] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   32.005353] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   32.005360] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   32.005366] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   32.005372] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.005378] csi_video_s_stream: sd=85219800, enable=1
[   32.005385] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   32.005392] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f7a000, enable=1 ***
[   32.005398] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.005404] *** vic_core_s_stream: STREAM ON ***
[   32.005409] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.005415] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.005421] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   32.005427] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.005435] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   32.005441] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   32.005448] *** DEBUG: sensor_attr=c06e10cc, dbus_type=1 ***
[   32.005454] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   32.005460] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   32.005466] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   32.005472] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   32.005477] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   32.005484] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   32.006858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.006870] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.006876] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.006949] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.007052] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.028284] MIPI interface configuration
[   32.028299] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   32.028305] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   32.028311] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[   32.028317] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   32.028324] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   32.028331] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   32.028336] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   32.045932] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   32.045943] *** Continuing anyway to prevent infinite hang ***
[   32.045949] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   32.045954] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   32.045961] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   32.045966] tx_isp_vic_start: Linear mode enabled
[   32.045971] *** VIC start completed - vic_start_ok = 1 ***
[   32.045979] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   32.045984] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   32.045990] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.045998] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.046004] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046012] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046019] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.046024] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.046031] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.046038] ispvic_frame_channel_s_stream: arg1=85f7a000, arg2=1
[   32.046044] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f7a000
[   32.046050] ispvic_frame_channel_s_stream[2524]: streamon
[   32.046056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.046062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.046068] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.046074] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.046079] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.046086] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.046092] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.046099] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.046105] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.046111] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.046116] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.046122] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.046129] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.046136] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.046144] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.046151] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.046159] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.046166] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.046172] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.046178] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.046184] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.046191] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.046206] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   32.046214] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   32.046219] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.046224] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046231] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046236] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.046250] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046258] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
[   32.046323] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046335] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.046342] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.046351] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.046357] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.046362] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.046372] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   32.046379] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   32.047388] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.047393] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.047398] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.047506] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.047518] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054962] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054968] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.062688] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.070764] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   32.078298] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   32.083150] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   32.090058] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.096078] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.101021] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.108107] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.116909] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.123463] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   32.132895] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   32.141685] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   32.148153] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   32.156321] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   32.164121] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   32.171117] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   32.180810] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.187813] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   32.194459] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.200919] *** VIC ERROR: control limit error (bit 21) ***
[   32.206664] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   32.408103] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   32.408243] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.408251] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.408257] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.408263] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.408269] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.408275] tx_vic_enable_irq: Calling VIC interrupt callback
[   32.408281] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   32.408288] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   32.408294] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   32.408303] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   32.408309] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   32.408317] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   32.408323] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.408330] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.408335] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.408341] *** tx_vic_enable_irq: completed successfully ***
[   32.819074] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.819087] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   32.819092] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   32.819099] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   32.819107] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   32.819112] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   32.819118] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.819124] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   32.819135] gc2053: s_stream called with enable=1
[   32.819142] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.819148] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.819154] gc2053: About to write streaming registers for interface 1
[   32.819160] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.819170] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.819490] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.819498] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.819506] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822130] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.822142] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.822149] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.822156] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.822163] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.822169] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.822176] gc2053: s_stream called with enable=1
[   32.822183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.822188] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.822195] gc2053: About to write streaming registers for interface 1
[   32.822201] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.822210] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822530] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.822537] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.822546] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.825036] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.825049] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.825056] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.825064] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.825070] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.825076] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.825300] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.825310] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.825318] Set control: cmd=0x980918 value=2
[   32.825520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825537] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.825686] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825700] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830596] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830609] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.830615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830814] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830824] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.830830] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831000] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831015] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831146] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831154] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831160] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831295] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831304] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831310] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831449] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831455] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831673] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831687] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831832] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831838] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.007308] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.007321] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.007328] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.007334] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.007339] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.436214] *** FRAME CHANNEL OPEN: minor=54 ***
[   33.436226] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   33.436233] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   33.436240] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.436245] *** SAFE: Frame channel device stored in file->private_data ***
[   33.436251] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.436259] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   33.436278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.436286] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.436294] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   33.436886] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.436897] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.436904] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   33.436911] Channel 0: Request 4 buffers, type=1 memory=2
[   33.436917] Channel 0: USERPTR mode - client will provide buffers
[   33.436923] Channel 0: USERPTR mode - 4 user buffers expected
[   33.436933] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8060f800 ***
[   33.436940] *** Channel 0: VIC active_buffer_count set to 4 ***
[   33.436946] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.436952] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   33.436976] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.436984] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.436990] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.436996] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437004] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.437011] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.437018] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437025] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.437032] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.437038] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.437046] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.437052] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437059] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437066] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.437074] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.437082] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   33.437089] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=1 ***
[   33.437096] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.437103] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.437110] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437120] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437126] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437132] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437138] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437146] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.437153] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.437160] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437167] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.437173] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.437179] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.437186] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.437192] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437198] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437204] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.437212] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.437220] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   33.437228] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=2 ***
[   33.437234] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.437241] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.437247] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437256] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437262] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437268] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437274] *** Channel 0: QBUF - Buffer copied from user successfully ***
d[   33.437282] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.437289] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.437296] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437303] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.437309] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.437315] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.437322] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.437328] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437334] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437340] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.437348] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.437356] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   33.437364] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=3 ***
[   33.437370] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.437377] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.437383] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437392] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437398] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437404] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437410] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437417] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   33.437424] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   33.437432] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437438] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   33.437445] *** Channel 0: QBUF - Queue buffer index=3 ***
[   33.437450] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   33.437458] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   33.437464] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437470] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437476] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   33.437484] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   33.437492] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   33.437499] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.437506] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   33.437512] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   33.437519] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437608] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.437619] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.437626] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.437632] Channel 0: STREAMON - Enqueuing buffers in driver
[   33.437638] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.443304] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.443318] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.443324] *** Channel 0: Frame completion wait ***
[   33.443330] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.443336] *** Channel 0: Frame wait returned 10 ***
[   33.443342] *** Channel 0: Frame was ready, consuming it ***
[   33.443450] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.443459] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.443466] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.443472] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.443482] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.443488] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.443494] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.443668] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.443680] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.443686] *** Channel 0: Frame completion wait ***
[   33.443692] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.508594] *** FRAME CHANNEL OPEN: minor=53 ***
[   33.508606] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   33.508613] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   33.508619] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.508625] *** SAFE: Frame channel device stored in file->private_data ***
[   33.508631] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.508639] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   33.508656] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.508663] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.508672] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   33.509514] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.509525] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.509531] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   33.509539] Channel 1: Request 2 buffers, type=1 memory=2
[   33.509545] Channel 1: USERPTR mode - client will provide buffers
[   33.509551] Channel 1: USERPTR mode - 2 user buffers expected
[   33.509561] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8060f400 ***
[   33.509568] *** Channel 1: VIC active_buffer_count set to 2 ***
[   33.509573] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.509580] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   33.509594] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.509601] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.509607] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.509613] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.509621] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.509628] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.509635] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.509642] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.509649] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.509654] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.509662] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.509669] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.509677] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.509685] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   33.509693] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=1 ***
[   33.509699] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.509707] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.509713] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.509723] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.509730] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.509736] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.509742] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.509749] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.509757] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.509763] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.509771] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.509777] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.509783] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.509789] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.509797] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.509805] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.509812] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.509819] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.509826] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.509833] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.509839] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.509934] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.509944] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.509951] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.509957] Channel 1: STREAMON - Enqueuing buffers in driver
[   33.509963] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.512185] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.512199] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.512205] *** Channel 1: Frame completion wait ***
[   33.512211] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.512217] *** Channel 1: Frame wait returned 10 ***
[   33.512223] *** Channel 1: Frame was ready, consuming it ***
[   33.512281] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.512289] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.512295] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.512301] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.512312] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.512319] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.512325] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.512341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.512348] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.512354] *** Channel 1: Frame completion wait ***
[   33.512359] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.538209] *** Channel 0: Frame wait returned 0 ***
[   33.538221] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.538242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538256] *** Channel 0: Frame completion wait ***
[   33.538261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.538268] *** Channel 0: Frame wait returned 10 ***
[   33.538273] *** Channel 0: Frame was ready, consuming it ***
[   33.538305] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538312] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538318] *** Channel 0: Frame completion wait ***
[   33.538323] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.046178] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.046184] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.046191] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.046206] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   32.046214] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   32.046219] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.046224] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.046231] ispvic_frame_channel_qbuf: arg1=85f7a000, arg2=  (null)
[   32.046236] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.046250] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046258] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   32.046323] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (MainMask=0xFFDFFFFE)***
[   32.046335] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   32.046342] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   32.046351] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.046357] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.046362] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.046372] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   32.046379] *** VIC UNMASK-ALL TEST: [0x1e8]=0xffdffffe [0x1ec]=0x00000000 (expect 0) ***
[   32.047388] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.047393] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.047398] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.047506] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.047518] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054962] *** isp_irq_handle: IRQ 38 received, dev_id=80530000 ***
[   32.054968] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.062688] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.070764] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[   32.078298] *** VIC IRQ: Got vic_dev=85f7a000 ***
[   32.083150] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f7a000 ***
[   32.090058] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   32.096078] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   32.101021] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   32.108107] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   32.116909] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   32.123463] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0xffdffffe [1ec]=0x0 ***
[   32.132895] *** VIC IRQ: CTRL[0x300]=0x80040020 DIMS[0x304]=0x7800438 STRIDE[0x310]=0xf00 ***
[   32.141685] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   32.148153] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   32.156321] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   32.164121] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   32.171117] *** VIC IRQ: Restored enables(0x1e0|=1) and MainMask=0xFFDFFFFE (allow framedone+bit21) ***
[   32.180810] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   32.187813] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   32.194459] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   32.200919] *** VIC ERROR: control limit error (bit 21) ***
[   32.206664] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   32.408103] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   32.408243] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.408251] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.408257] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.408263] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.408269] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.408275] tx_vic_enable_irq: Calling VIC interrupt callback
[   32.408281] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   32.408288] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   32.408294] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   32.408303] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   32.408309] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   32.408317] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   32.408323] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.408330] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.408335] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.408341] *** tx_vic_enable_irq: completed successfully ***
[   32.819074] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.819087] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   32.819092] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   32.819099] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   32.819107] ispcore_slake_module: VIC device=85f7a000, state=4<6>[   32.819112] *** ispcore_slake_module: VIC state >= 3; skipping slake to preserve interrupts ***
[   32.819118] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.819124] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   32.819135] gc2053: s_stream called with enable=1
[   32.819142] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.819148] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.819154] gc2053: About to write streaming registers for interface 1
[   32.819160] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.819170] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.819490] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.819498] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.819506] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822130] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.822142] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.822149] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.822156] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.822163] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.822169] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.822176] gc2053: s_stream called with enable=1
[   32.822183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.822188] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.822195] gc2053: About to write streaming registers for interface 1
[   32.822201] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.822210] sensor_write: reg=0xfe val=0x00, client=854d1d00, adapter=i2c0, addr=0x37
[   32.822530] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.822537] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.822546] sensor_write: reg=0x3e val=0x91, client=854d1d00, adapter=i2c0, addr=0x37
[   32.825036] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.825049] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.825056] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.825064] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.825070] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.825076] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.825300] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.825310] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.825318] Set control: cmd=0x980918 value=2
[   32.825520] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825537] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.825686] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.825695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.825700] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830596] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830609] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.830615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.830814] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.830824] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.830830] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831000] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831015] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831146] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831154] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831160] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831295] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831304] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831310] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831449] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831455] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831673] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831687] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.831823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.831832] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.831838] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.007308] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.007321] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.007328] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.007334] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.007339] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.436214] *** FRAME CHANNEL OPEN: minor=54 ***
[   33.436226] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   33.436233] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   33.436240] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.436245] *** SAFE: Frame channel device stored in file->private_data ***
[   33.436251] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.436259] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   33.436278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.436286] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.436294] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   33.436886] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.436897] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.436904] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   33.436911] Channel 0: Request 4 buffers, type=1 memory=2
[   33.436917] Channel 0: USERPTR mode - client will provide buffers
[   33.436923] Channel 0: USERPTR mode - 4 user buffers expected
[   33.436933] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8060f800 ***
[   33.436940] *** Channel 0: VIC active_buffer_count set to 4 ***
[   33.436946] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.436952] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   33.436976] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.436984] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.436990] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.436996] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437004] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.437011] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.437018] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437025] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.437032] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.437038] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.437046] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.437052] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437059] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437066] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.437074] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.437082] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   33.437089] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=1 ***
[   33.437096] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.437103] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.437110] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437120] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437126] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437132] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437138] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437146] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.437153] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.437160] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437167] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.437173] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.437179] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.437186] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.437192] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437198] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437204] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.437212] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.437220] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   33.437228] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=2 ***
[   33.437234] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.437241] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.437247] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437256] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437262] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437268] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437274] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437282] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.437289] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.437296] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437303] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.437309] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.437315] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.437322] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.437328] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437334] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437340] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.437348] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.437356] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   33.437364] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=3 ***
[   33.437370] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.437377] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.437383] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437392] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.437398] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.437404] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.437410] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.437417] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   33.437424] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   33.437432] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.437438] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   33.437445] *** Channel 0: QBUF - Queue buffer index=3 ***
[   33.437450] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   33.437458] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   33.437464] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.437470] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.437476] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   33.437484] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   33.437492] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   33.437499] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.437506] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   33.437512] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   33.437519] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.437608] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.437619] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.437626] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.437632] Channel 0: STREAMON - Enqueuing buffers in driver
[   33.437638] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.443304] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.443318] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.443324] *** Channel 0: Frame completion wait ***
[   33.443330] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.443336] *** Channel 0: Frame wait returned 10 ***
[   33.443342] *** Channel 0: Frame was ready, consuming it ***
[   33.443450] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.443459] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.443466] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.443472] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.443482] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.443488] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.443494] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.443668] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.443680] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.443686] *** Channel 0: Frame completion wait ***
[   33.443692] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.508594] *** FRAME CHANNEL OPEN: minor=53 ***
[   33.508606] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   33.508613] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   33.508619] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   33.508625] *** SAFE: Frame channel device stored in file->private_data ***
[   33.508631] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   33.508639] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   33.508656] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   33.508663] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   33.508672] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   33.509514] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   33.509525] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   33.509531] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   33.509539] Channel 1: Request 2 buffers, type=1 memory=2
[   33.509545] Channel 1: USERPTR mode - client will provide buffers
[   33.509551] Channel 1: USERPTR mode - 2 user buffers expected
[   33.509561] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8060f400 ***
[   33.509568] *** Channel 1: VIC active_buffer_count set to 2 ***
[   33.509573] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   33.509580] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   33.509594] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.509601] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.509607] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.509613] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.509621] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.509628] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.509635] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.509642] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.509649] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.509654] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.509662] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.509669] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.509677] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.509685] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   33.509693] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=1 ***
[   33.509699] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.509707] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.509713] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.509723] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.509730] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.509736] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.509742] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.509749] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.509757] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.509763] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.509771] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.509777] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.509783] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.509789] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.509797] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.509805] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.509812] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.509819] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.509826] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.509833] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.509839] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.509934] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   33.509944] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   33.509951] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   33.509957] Channel 1: STREAMON - Enqueuing buffers in driver
[   33.509963] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   33.512185] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.512199] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.512205] *** Channel 1: Frame completion wait ***
[   33.512211] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.512217] *** Channel 1: Frame wait returned 10 ***
[   33.512223] *** Channel 1: Frame was ready, consuming it ***
[   33.512281] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.512289] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.512295] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.512301] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.512312] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.512319] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.512325] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.512341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.512348] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.512354] *** Channel 1: Frame completion wait ***
[   33.512359] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.538209] *** Channel 0: Frame wait returned 0 ***
[   33.538221] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.538242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538256] *** Channel 0: Frame completion wait ***
[   33.538261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.538268] *** Channel 0: Frame wait returned 10 ***
[   33.538273] *** Channel 0: Frame was ready, consuming it ***
[   33.538305] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538312] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538318] *** Channel 0: Frame completion wait ***
[   33.538323] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.608201] *** Channel 1: Frame wait returned 0 ***
[   33.608213] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.608235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.608243] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.608249] *** Channel 1: Frame completion wait ***
[   33.608255] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.608261] *** Channel 1: Frame wait returned 10 ***
[   33.608267] *** Channel 1: Frame was ready, consuming it ***
[   33.608275] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.608281] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.608287] *** Channel 1: Frame completion wait ***
[   33.608293] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.638196] *** Channel 0: DQBUF wait returned 0 ***
[   33.638207] *** Channel 0: DQBUF timeout, generating frame ***
[   33.638216] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.638257] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.638265] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.638271] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.638277] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.638282] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.638403] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.638413] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.638419] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.638425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.638435] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.638442] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.638448] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.638467] *** Channel 0: Frame wait returned 0 ***
[   33.638473] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.638485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.638492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.638499] *** Channel 0: Frame completion wait ***
[   33.638504] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.638511] *** Channel 0: Frame wait returned 10 ***
[   33.638516] *** Channel 0: Frame was ready, consuming it ***
[   33.638523] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.638530] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.638536] *** Channel 0: Frame completion wait ***
[   33.638541] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.648293] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.648306] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.648313] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.648319] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.648327] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.648334] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.648341] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.648349] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.648355] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.648361] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.648369] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.648375] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.648382] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.648389] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.648397] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.648405] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   33.648413] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.648419] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.648426] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.648438] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.648507] *** Channel 0: Frame wait returned 9 ***
[   33.648515] *** Channel 0: Frame was ready, consuming it ***
[   33.648544] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.648552] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.648558] *** Channel 0: Frame completion wait ***
[   33.648564] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.708576] *** Channel 1: DQBUF wait returned 0 ***
[   33.708588] *** Channel 1: DQBUF timeout, generating frame ***
[   33.708597] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.708709] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.708719] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.708725] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.708731] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.708741] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.708747] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.708754] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.708791] *** Channel 1: Frame wait returned 0 ***
[   33.708798] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.708811] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.708818] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.708824] *** Channel 1: Frame completion wait ***
[   33.708830] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.708836] *** Channel 1: Frame wait returned 10 ***
[   33.708842] *** Channel 1: Frame was ready, consuming it ***
[   33.708849] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.708856] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.708862] *** Channel 1: Frame completion wait ***
[   33.708867] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.710741] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.710755] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.710761] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.710768] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.710775] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.710783] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.710790] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.710797] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.710803] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.710809] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.710817] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.710824] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.710832] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.710840] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   33.710848] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.710855] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.710861] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.710875] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.710940] *** Channel 1: Frame wait returned 10 ***
[   33.710947] *** Channel 1: Frame was ready, consuming it ***
[   33.710960] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.710967] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.710973] *** Channel 1: Frame completion wait ***
[   33.710979] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.748243] *** Channel 0: Frame wait returned 0 ***
[   33.748255] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.748277] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.748284] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.748291] *** Channel 0: Frame completion wait ***
[   33.748296] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.748303] *** Channel 0: Frame wait returned 10 ***
[   33.748308] *** Channel 0: Frame was ready, consuming it ***
[   33.748316] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.748323] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.748328] *** Channel 0: Frame completion wait ***
[   33.748334] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.808177] *** Channel 1: Frame wait returned 0 ***
[   33.808189] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.808209] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.808216] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.808223] *** Channel 1: Frame completion wait ***
[   33.808228] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.808234] *** Channel 1: Frame wait returned 10 ***
[   33.808240] *** Channel 1: Frame was ready, consuming it ***
[   33.808248] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.808255] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.808260] *** Channel 1: Frame completion wait ***
[   33.808266] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.838173] *** Channel 0: DQBUF wait returned 0 ***
[   33.838184] *** Channel 0: DQBUF timeout, generating frame ***
[   33.838193] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   33.838216] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.838224] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.838230] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.838236] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.838241] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.838376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.838385] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.838392] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.838398] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.838407] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.838414] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.838421] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.848275] *** Channel 0: Frame wait returned 0 ***
[   33.848289] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.848324] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.848332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.848338] *** Channel 0: Frame completion wait ***
[   33.848344] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.848350] *** Channel 0: Frame wait returned 10 ***
[   33.848356] *** Channel 0: Frame was ready, consuming it ***
[   33.848364] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.848371] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.848376] *** Channel 0: Frame completion wait ***
[   33.848382] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.848551] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.848561] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.848567] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.848573] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.848581] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.848589] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.848595] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.848603] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.848609] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.848615] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.848623] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.848629] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.848636] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.848643] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.848651] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.848659] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   33.848667] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.848673] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.848681] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.848692] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.848756] *** Channel 0: DQBUF wait returned 19 ***
[   33.848767] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   33.848784] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.848791] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.848797] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.848803] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.848809] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.848926] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.848938] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.848945] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.848951] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.848960] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.848967] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.848974] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.859107] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.859120] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.859127] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.859133] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.859141] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.859148] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.859155] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.859162] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.859169] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.859175] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.859182] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.859189] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.859195] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.859202] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.859210] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.859219] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   33.859227] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.859233] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.859240] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.859253] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.859321] *** Channel 0: Frame wait returned 9 ***
[   33.859327] *** Channel 0: Frame was ready, consuming it ***
[   33.859341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.859348] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.859354] *** Channel 0: Frame completion wait ***
[   33.859360] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.908169] *** Channel 1: DQBUF wait returned 0 ***
[   33.908180] *** Channel 1: DQBUF timeout, generating frame ***
[   33.908189] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   33.908297] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.908305] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.908312] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.908318] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.908328] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.908335] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.908341] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.908359] *** Channel 1: Frame wait returned 0 ***
[   33.908365] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.908377] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.908384] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.908390] *** Channel 1: Frame completion wait ***
[   33.908396] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.908402] *** Channel 1: Frame wait returned 10 ***
[   33.908407] *** Channel 1: Frame was ready, consuming it ***
[   33.908415] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.908422] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.908428] *** Channel 1: Frame completion wait ***
[   33.908433] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.910786] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.910800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.910806] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.910813] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.910820] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.910828] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.910835] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.910842] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.910848] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.910854] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.910862] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.910869] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.910877] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.910885] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.910893] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.910899] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.910907] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.910919] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.910988] *** Channel 1: Frame wait returned 10 ***
[   33.910995] *** Channel 1: Frame was ready, consuming it ***
[   33.911009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.911015] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.911022] *** Channel 1: Frame completion wait ***
[   33.911027] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.958171] *** Channel 0: Frame wait returned 0 ***
[   33.958182] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.958203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.958210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.958216] *** Channel 0: Frame completion wait ***
[   33.958222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.958228] *** Channel 0: Frame wait returned 10 ***
[   33.958233] *** Channel 0: Frame was ready, consuming it ***
[   33.958241] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.958248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.958254] *** Channel 0: Frame completion wait ***
[   33.958259] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.007621] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.007633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.007640] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.007645] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.007651] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.008175] *** Channel 1: Frame wait returned 0 ***
[   34.008186] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.008206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.008214] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.008220] *** Channel 1: Frame completion wait ***
[   34.008226] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.008232] *** Channel 1: Frame wait returned 10 ***
[   34.008237] *** Channel 1: Frame was ready, consuming it ***
[   34.008245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.008252] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.008258] *** Channel 1: Frame completion wait ***
[   34.008263] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.048205] *** Channel 0: DQBUF wait returned 0 ***
[   34.048217] *** Channel 0: DQBUF timeout, generating frame ***
[   34.048225] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   34.048249] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.048257] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.048263] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.048269] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.048274] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.048410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.048421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.048427] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.048433] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.048443] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.048449] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.048455] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.058185] *** Channel 0: Frame wait returned 0 ***
[   34.058199] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.058226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.058233] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.058240] *** Channel 0: Frame completion wait ***
[   34.058267] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.058274] *** Channel 0: Frame wait returned 10 ***
[   34.058279] *** Channel 0: Frame was ready, consuming it ***
[   34.058288] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.058295] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.058301] *** Channel 0: Frame completion wait ***
[   34.058306] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.058519] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.058529] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.058536] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.058542] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.058549] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   34.058557] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   34.058564] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.058571] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   34.058577] *** Channel 0: QBUF - Queue buffer index=3 ***
[   34.058583] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   34.058591] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   34.058598] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.058626] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.058633] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   34.058641] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   34.058649] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   34.058657] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.058664] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   34.058671] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   34.058681] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.058770] *** Channel 0: DQBUF wait returned 19 ***
[   34.058781] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   34.058799] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.058807] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.058813] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.058819] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.058824] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.058941] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.058952] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.058959] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.058964] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.058974] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.058980] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.058987] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.069079] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.069093] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.069099] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.069105] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.069113] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.069120] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   34.069127] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.069134] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   34.069141] *** Channel 0: QBUF - Queue buffer index=0 ***
[   34.069147] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.069154] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   34.069161] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.069167] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.069174] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   34.069182] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   34.069190] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   34.069198] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.069205] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   34.069211] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   34.069224] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.069291] *** Channel 0: Frame wait returned 9 ***
[   34.069298] *** Channel 0: Frame was ready, consuming it ***
[   34.069311] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.069318] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.069324] *** Channel 0: Frame completion wait ***
[   34.069330] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.108157] *** Channel 1: DQBUF wait returned 0 ***
[   34.108169] *** Channel 1: DQBUF timeout, generating frame ***
[   34.108177] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   34.108285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.108293] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.108300] *** Channel 1: DQBUF - dequeue buffer request ***
[   34.108306] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.108316] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.108323] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.108329] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.108347] *** Channel 1: Frame wait returned 0 ***
[   34.108354] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.108365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.108372] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.108379] *** Channel 1: Frame completion wait ***
[   34.108384] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.108391] *** Channel 1: Frame wait returned 10 ***
[   34.108396] *** Channel 1: Frame was ready, consuming it ***
[   34.108403] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.108410] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.108416] *** Channel 1: Frame completion wait ***
[   34.108421] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.110807] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.110821] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.110827] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.110833] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   34.110841] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.110848] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   34.110855] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.110862] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   34.110869] *** Channel 1: QBUF - Queue buffer index=0 ***
[   34.110874] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.110882] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   34.110889] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   34.110897] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   34.110905] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   34.110913] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   34.110920] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   34.110927] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   34.110939] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   34.111001] *** Channel 1: Frame wait returned 10 ***
[   34.111008] *** Channel 1: Frame was ready, consuming it ***
[   34.111021] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.111028] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.111034] *** Channel 1: Frame completion wait ***
[   34.111040] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.168158] *** Channel 0: Frame wait returned 0 ***
[   34.168170] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.168203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.168210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.168217] *** Channel 0: Frame completion wait ***
[   34.168222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.168228] *** Channel 0: Frame wait returned 10 ***
[   34.168234] *** Channel 0: Frame was ready, consuming it ***
[   34.168242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.168249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.168255] *** Channel 0: Frame completion wait ***
[   34.168260] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   33.512295] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.512301] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.512312] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.512319] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.512325] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.512341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.512348] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.512354] *** Channel 1: Frame completion wait ***
[   33.512359] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.538209] *** Channel 0: Frame wait returned 0 ***
[   33.538221] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.538242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538256] *** Channel 0: Frame completion wait ***
[   33.538261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.538268] *** Channel 0: Frame wait returned 10 ***
[   33.538273] *** Channel 0: Frame was ready, consuming it ***
[   33.538305] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.538312] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.538318] *** Channel 0: Frame completion wait ***
[   33.538323] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.608201] *** Channel 1: Frame wait returned 0 ***
[   33.608213] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.608235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.608243] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.608249] *** Channel 1: Frame completion wait ***
[   33.608255] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.608261] *** Channel 1: Frame wait returned 10 ***
[   33.608267] *** Channel 1: Frame was ready, consuming it ***
[   33.608275] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.608281] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.608287] *** Channel 1: Frame completion wait ***
[   33.608293] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.638196] *** Channel 0: DQBUF wait returned 0 ***
[   33.638207] *** Channel 0: DQBUF timeout, generating frame ***
[   33.638216] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.638257] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.638265] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.638271] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.638277] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.638282] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.638403] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.638413] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.638419] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.638425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.638435] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.638442] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.638448] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.638467] *** Channel 0: Frame wait returned 0 ***
[   33.638473] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.638485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.638492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.638499] *** Channel 0: Frame completion wait ***
[   33.638504] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.638511] *** Channel 0: Frame wait returned 10 ***
[   33.638516] *** Channel 0: Frame was ready, consuming it ***
[   33.638523] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.638530] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.638536] *** Channel 0: Frame completion wait ***
[   33.638541] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.648293] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.648306] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.648313] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.648319] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.648327] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.648334] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.648341] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.648349] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.648355] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.648361] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.648369] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.648375] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.648382] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.648389] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.648397] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.648405] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   33.648413] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.648419] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.648426] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.648438] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.648507] *** Channel 0: Frame wait returned 9 ***
[   33.648515] *** Channel 0: Frame was ready, consuming it ***
[   33.648544] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.648552] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.648558] *** Channel 0: Frame completion wait ***
[   33.648564] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.708576] *** Channel 1: DQBUF wait returned 0 ***
[   33.708588] *** Channel 1: DQBUF timeout, generating frame ***
[   33.708597] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   33.708709] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.708719] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.708725] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.708731] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.708741] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.708747] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.708754] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.708791] *** Channel 1: Frame wait returned 0 ***
[   33.708798] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.708811] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.708818] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.708824] *** Channel 1: Frame completion wait ***
[   33.708830] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.708836] *** Channel 1: Frame wait returned 10 ***
[   33.708842] *** Channel 1: Frame was ready, consuming it ***
[   33.708849] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.708856] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.708862] *** Channel 1: Frame completion wait ***
[   33.708867] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.710741] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.710755] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.710761] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.710768] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.710775] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.710783] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.710790] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.710797] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.710803] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.710809] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.710817] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.710824] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.710832] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.710840] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   33.710848] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.710855] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.710861] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.710875] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.710940] *** Channel 1: Frame wait returned 10 ***
[   33.710947] *** Channel 1: Frame was ready, consuming it ***
[   33.710960] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.710967] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.710973] *** Channel 1: Frame completion wait ***
[   33.710979] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.748243] *** Channel 0: Frame wait returned 0 ***
[   33.748255] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.748277] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.748284] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.748291] *** Channel 0: Frame completion wait ***
[   33.748296] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.748303] *** Channel 0: Frame wait returned 10 ***
[   33.748308] *** Channel 0: Frame was ready, consuming it ***
[   33.748316] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.748323] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.748328] *** Channel 0: Frame completion wait ***
[   33.748334] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.808177] *** Channel 1: Frame wait returned 0 ***
[   33.808189] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.808209] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.808216] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.808223] *** Channel 1: Frame completion wait ***
[   33.808228] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.808234] *** Channel 1: Frame wait returned 10 ***
[   33.808240] *** Channel 1: Frame was ready, consuming it ***
[   33.808248] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.808255] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.808260] *** Channel 1: Frame completion wait ***
[   33.808266] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.838173] *** Channel 0: DQBUF wait returned 0 ***
[   33.838184] *** Channel 0: DQBUF timeout, generating frame ***
[   33.838193] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   33.838216] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.838224] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.838230] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.838236] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.838241] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.838376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.838385] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.838392] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.838398] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.838407] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.838414] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.838421] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.848275] *** Channel 0: Frame wait returned 0 ***
[   33.848289] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.848324] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.848332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.848338] *** Channel 0: Frame completion wait ***
[   33.848344] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.848350] *** Channel 0: Frame wait returned 10 ***
[   33.848356] *** Channel 0: Frame was ready, consuming it ***
[   33.848364] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.848371] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.848376] *** Channel 0: Frame completion wait ***
[   33.848382] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.848551] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.848561] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.848567] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.848573] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.848581] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.848589] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.848595] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.848603] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.848609] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.848615] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.848623] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.848629] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.848636] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.848643] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.848651] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.848659] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   33.848667] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.848673] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.848681] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.848692] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.848756] *** Channel 0: DQBUF wait returned 19 ***
[   33.848767] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   33.848784] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.848791] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.848797] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.848803] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.848809] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.848926] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.848938] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.848945] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.848951] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.848960] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.848967] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.848974] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.859107] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.859120] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.859127] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.859133] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.859141] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.859148] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.859155] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.859162] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.859169] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.859175] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.859182] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.859189] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.859195] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.859202] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.859210] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.859219] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   33.859227] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   33.859233] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.859240] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.859253] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.859321] *** Channel 0: Frame wait returned 9 ***
[   33.859327] *** Channel 0: Frame was ready, consuming it ***
[   33.859341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.859348] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.859354] *** Channel 0: Frame completion wait ***
[   33.859360] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.908169] *** Channel 1: DQBUF wait returned 0 ***
[   33.908180] *** Channel 1: DQBUF timeout, generating frame ***
[   33.908189] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   33.908297] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.908305] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.908312] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.908318] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.908328] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   33.908335] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   33.908341] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.908359] *** Channel 1: Frame wait returned 0 ***
[   33.908365] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.908377] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.908384] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.908390] *** Channel 1: Frame completion wait ***
[   33.908396] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.908402] *** Channel 1: Frame wait returned 10 ***
[   33.908407] *** Channel 1: Frame was ready, consuming it ***
[   33.908415] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.908422] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.908428] *** Channel 1: Frame completion wait ***
[   33.908433] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.910786] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.910800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.910806] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.910813] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.910820] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.910828] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.910835] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.910842] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.910848] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.910854] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.910862] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.910869] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.910877] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.910885] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.910893] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   33.910899] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.910907] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.910919] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.910988] *** Channel 1: Frame wait returned 10 ***
[   33.910995] *** Channel 1: Frame was ready, consuming it ***
[   33.911009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.911015] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.911022] *** Channel 1: Frame completion wait ***
[   33.911027] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.958171] *** Channel 0: Frame wait returned 0 ***
[   33.958182] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.958203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.958210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.958216] *** Channel 0: Frame completion wait ***
[   33.958222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.958228] *** Channel 0: Frame wait returned 10 ***
[   33.958233] *** Channel 0: Frame was ready, consuming it ***
[   33.958241] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.958248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.958254] *** Channel 0: Frame completion wait ***
[   33.958259] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.007621] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.007633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.007640] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.007645] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.007651] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.008175] *** Channel 1: Frame wait returned 0 ***
[   34.008186] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.008206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.008214] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.008220] *** Channel 1: Frame completion wait ***
[   34.008226] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.008232] *** Channel 1: Frame wait returned 10 ***
[   34.008237] *** Channel 1: Frame was ready, consuming it ***
[   34.008245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.008252] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.008258] *** Channel 1: Frame completion wait ***
[   34.008263] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.048205] *** Channel 0: DQBUF wait returned 0 ***
[   34.048217] *** Channel 0: DQBUF timeout, generating frame ***
[   34.048225] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   34.048249] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.048257] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.048263] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.048269] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.048274] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.048410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.048421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.048427] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.048433] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.048443] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.048449] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.048455] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.058185] *** Channel 0: Frame wait returned 0 ***
[   34.058199] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.058226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.058233] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.058240] *** Channel 0: Frame completion wait ***
[   34.058267] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.058274] *** Channel 0: Frame wait returned 10 ***
[   34.058279] *** Channel 0: Frame was ready, consuming it ***
[   34.058288] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.058295] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.058301] *** Channel 0: Frame completion wait ***
[   34.058306] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.058519] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.058529] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.058536] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.058542] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.058549] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   34.058557] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   34.058564] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.058571] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   34.058577] *** Channel 0: QBUF - Queue buffer index=3 ***
[   34.058583] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   34.058591] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   34.058598] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.058626] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.058633] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   34.058641] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   34.058649] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   34.058657] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.058664] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   34.058671] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   34.058681] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.058770] *** Channel 0: DQBUF wait returned 19 ***
[   34.058781] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   34.058799] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.058807] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.058813] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.058819] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.058824] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.058941] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.058952] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.058959] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.058964] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.058974] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.058980] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.058987] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.069079] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.069093] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.069099] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.069105] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.069113] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.069120] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   34.069127] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.069134] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   34.069141] *** Channel 0: QBUF - Queue buffer index=0 ***
[   34.069147] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.069154] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   34.069161] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.069167] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.069174] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   34.069182] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   34.069190] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   34.069198] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.069205] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   34.069211] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   34.069224] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.069291] *** Channel 0: Frame wait returned 9 ***
[   34.069298] *** Channel 0: Frame was ready, consuming it ***
[   34.069311] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.069318] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.069324] *** Channel 0: Frame completion wait ***
[   34.069330] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.108157] *** Channel 1: DQBUF wait returned 0 ***
[   34.108169] *** Channel 1: DQBUF timeout, generating frame ***
[   34.108177] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   34.108285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.108293] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.108300] *** Channel 1: DQBUF - dequeue buffer request ***
[   34.108306] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.108316] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.108323] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.108329] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.108347] *** Channel 1: Frame wait returned 0 ***
[   34.108354] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.108365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.108372] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.108379] *** Channel 1: Frame completion wait ***
[   34.108384] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.108391] *** Channel 1: Frame wait returned 10 ***
[   34.108396] *** Channel 1: Frame was ready, consuming it ***
[   34.108403] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.108410] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.108416] *** Channel 1: Frame completion wait ***
[   34.108421] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.110807] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.110821] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.110827] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.110833] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   34.110841] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.110848] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   34.110855] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.110862] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   34.110869] *** Channel 1: QBUF - Queue buffer index=0 ***
[   34.110874] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.110882] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   34.110889] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   34.110897] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   34.110905] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   34.110913] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   34.110920] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   34.110927] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   34.110939] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   34.111001] *** Channel 1: Frame wait returned 10 ***
[   34.111008] *** Channel 1: Frame was ready, consuming it ***
[   34.111021] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.111028] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.111034] *** Channel 1: Frame completion wait ***
[   34.111040] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.168158] *** Channel 0: Frame wait returned 0 ***
[   34.168170] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.168203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.168210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.168217] *** Channel 0: Frame completion wait ***
[   34.168222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.168228] *** Channel 0: Frame wait returned 10 ***
[   34.168234] *** Channel 0: Frame was ready, consuming it ***
[   34.168242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.168249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.168255] *** Channel 0: Frame completion wait ***
[   34.168260] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.208154] *** Channel 1: Frame wait returned 0 ***
[   34.208166] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.208186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.208194] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.208200] *** Channel 1: Frame completion wait ***
[   34.208205] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.208212] *** Channel 1: Frame wait returned 10 ***
[   34.208217] *** Channel 1: Frame was ready, consuming it ***
[   34.208225] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.208232] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.208238] *** Channel 1: Frame completion wait ***
[   34.208243] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.258150] *** Channel 0: DQBUF wait returned 0 ***
[   34.258161] *** Channel 0: DQBUF timeout, generating frame ***
[   34.258170] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   34.258194] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.258201] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.258207] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.258213] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.258218] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.258334] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.258343] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.258350] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.258355] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.258364] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.258372] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.258378] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.268172] *** Channel 0: Frame wait returned 0 ***
[   34.268184] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.268204] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.268212] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.268218] *** Channel 0: Frame completion wait ***
[   34.268224] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.268230] *** Channel 0: Frame wait returned 10 ***
[   34.268236] *** Channel 0: Frame was ready, consuming it ***
[   34.268244] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.268250] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.268256] *** Channel 0: Frame completion wait ***
[   34.268262] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.268432] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.268442] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.268448] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.268454] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.268462] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   34.268469] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   34.268476] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.268483] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   34.268489] *** Channel 0: QBUF - Queue buffer index=1 ***
[   34.268495] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   34.268503] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   34.268510] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.268516] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.268524] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   34.268548] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   34.268557] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   34.268566] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.268572] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   34.268579] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   34.268588] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.268680] *** Channel 0: DQBUF wait returned 19 ***
[   34.268692] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   34.268710] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.268717] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.268723] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.268729] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.268734] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.268852] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.268863] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.268870] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.268876] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.268886] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.268892] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.268898] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.278950] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.278964] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.278970] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.278976] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.278984] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   34.278991] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   34.278998] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.279005] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   34.279012] *** Channel 0: QBUF - Queue buffer index=2 ***
[   34.279018] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   34.279026] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   34.279032] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.279039] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.279046] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   34.279054] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   34.279062] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   34.279070] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.279076] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   34.279083] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   34.279095] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.279162] *** Channel 0: Frame wait returned 9 ***
[   34.279170] *** Channel 0: Frame was ready, consuming it ***
[   34.279182] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.279189] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.279196] *** Channel 0: Frame completion wait ***
[   34.279201] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.308160] *** Channel 1: DQBUF wait returned 0 ***
[   34.308172] *** Channel 1: DQBUF timeout, generating frame ***
[   34.308181] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   34.308302] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.308310] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.308317] *** Channel 1: DQBUF - dequeue buffer request ***
[   34.308322] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.308332] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.308339] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.308346] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.308364] *** Channel 1: Frame wait returned 0 ***
[   34.308372] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.308383] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.308390] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.308396] *** Channel 1: Frame completion wait ***
[   34.308402] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.308408] *** Channel 1: Frame wait returned 10 ***
[   34.308414] *** Channel 1: Frame was ready, consuming it ***
[   34.308421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.308428] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.308434] *** Channel 1: Frame completion wait ***
[   34.308439] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.310802] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.310830] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.310836] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.310843] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   34.310850] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   34.310858] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   34.310864] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.310872] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   34.310878] *** Channel 1: QBUF - Queue buffer index=1 ***
[   34.310884] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   34.310892] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   34.310899] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   34.310907] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   34.310915] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   34.310923] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   34.310930] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   34.310936] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   34.310947] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   34.311041] *** Channel 1: Frame wait returned 10 ***
[   34.311048] *** Channel 1: Frame was ready, consuming it ***
[   34.311061] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.311068] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.311075] *** Channel 1: Frame completion wait ***
[   34.311080] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.378149] *** Channel 0: Frame wait returned 0 ***
[   34.378160] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.378182] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.378190] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.378196] *** Channel 0: Frame completion wait ***
[   34.378202] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.378208] *** Channel 0: Frame wait returned 10 ***
[   34.378213] *** Channel 0: Frame was ready, consuming it ***
[   34.378221] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.378228] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.378234] *** Channel 0: Frame completion wait ***
[   34.378239] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.408143] *** Channel 1: Frame wait returned 0 ***
[   34.408154] *** Channel 1: Frame wait timeout/error, generating frame ***
[   34.468137] *** Channel 0: DQBUF wait returned 0 ***
[   34.468149] *** Channel 0: DQBUF timeout, generating frame ***
[   34.468158] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   34.468182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.468190] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.468196] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.468201] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.468206] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.468322] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.468332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.468338] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.468344] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.468354] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.468360] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.468367] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.478158] *** Channel 0: Frame wait returned 0 ***
[   34.478170] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.478190] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.478198] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.478204] *** Channel 0: Frame completion wait ***
[   34.478210] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.478216] *** Channel 0: Frame wait returned 10 ***
[   34.478221] *** Channel 0: Frame was ready, consuming it ***
[   34.478229] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.478236] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.478582] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.478594] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.478601] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.478607] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.478614] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   34.478622] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   34.478629] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.478636] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   34.478642] *** Channel 0: QBUF - Queue buffer index=3 ***
[   34.478648] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   34.478656] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   34.478662] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.478670] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.478676] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   34.478684] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   34.478692] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   34.478700] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.478707] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   34.478714] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   34.478724] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.478790] *** Channel 0: DQBUF wait returned 19 ***
[   34.478800] *** Channel 0: DQBUF complete - buffer[0] seq=7 flags=0x3 ***
[   34.478817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.478824] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.478850] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.478856] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.478862] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.478981] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.478992] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.478998] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.479004] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.479014] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.479020] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.479027] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.479394] *** Channel 0: Frame completion wait ***
[   34.479406] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.489080] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.489093] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.489100] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.489106] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.489113] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.489120] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   34.489128] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.489134] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   34.489141] *** Channel 0: QBUF - Queue buffer index=0 ***
[   34.489147] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.489155] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   34.489161] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.489168] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.489174] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   34.489182] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   34.489190] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   34.489198] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.489205] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   34.489212] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   34.489224] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.489291] *** Channel 0: Frame wait returned 9 ***
[   34.489298] *** Channel 0: Frame was ready, consuming it ***
[   34.489310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.489317] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.489323] *** Channel 0: Frame completion wait ***
[   34.489329] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.508155] *** Channel 1: DQBUF wait returned 1 ***
[   34.508169] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   34.508276] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.508285] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.508292] *** Channel 1: DQBUF - dequeue buffer request ***
[   34.508298] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.508308] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.508314] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.508320] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.508573] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.508586] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.508593] *** Channel 1: Frame completion wait ***
[   34.508599] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.509384] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.509397] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.509404] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.509410] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   34.509417] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.509424] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   34.509432] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.509438] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   34.509444] *** Channel 1: QBUF - Queue buffer index=0 ***
[   34.509450] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.509458] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   34.509466] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   34.509474] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   34.509481] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   34.509489] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   34.509496] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   34.509502] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   34.509516] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   34.509538] *** Channel 1: Frame wait returned 10 ***
[   34.509544] *** Channel 1: Frame was ready, consuming it ***
[   34.588135] *** Channel 0: Frame wait returned 0 ***
[   34.588147] *** Channel 0: Frame wait timeout/error, generating frame ***
[   34.678136] *** Channel 0: DQBUF wait returned 1 ***
[   34.678150] *** Channel 0: DQBUF complete - buffer[1] seq=8 flags=0x3 ***
[   34.678174] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.678182] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.678188] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.678193] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.678198] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.678315] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.678325] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.678332] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.678337] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.678347] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.678354] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.678360] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.678625] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.678640] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.678646] *** Channel 0: Frame completion wait ***
[   34.678652] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.688407] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.688421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.688427] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.688434] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.688441] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   34.688448] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   34.688456] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.688462] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   34.688469] *** Channel 0: QBUF - Queue buffer index=1 ***
[   34.688474] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   34.688482] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   34.688489] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.688496] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.688502] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   34.688510] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   34.688518] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   34.688526] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8060f800, vbm_buffer_count=4 ***
[   34.688533] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   34.688540] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   34.688552] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.688618] *** Channel 0: Frame wait returned 9 ***
[   34.688626] *** Channel 0: Frame was ready, consuming it ***
[   34.708141] *** Channel 1: DQBUF wait returned 0 ***
[   34.708152] *** Channel 1: DQBUF timeout, generating frame ***
[   34.708160] *** Channel 1: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   34.708268] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.708277] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.708283] *** Channel 1: DQBUF - dequeue buffer request ***
[   34.708289] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.708299] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846c5400 (name=gc2053) ***
[   34.708306] *** tx_isp_get_sensor: Found real sensor: 846c5400 ***
[   34.708312] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.708519] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.708532] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.708539] *** Channel 1: Frame completion wait ***
[   34.708545] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   34.709606] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.709619] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.709644] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.709650] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   34.709658] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   34.709665] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   34.709672] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.709679] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   34.709686] *** Channel 1: QBUF - Queue buffer index=1 ***
[   34.709692] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   34.709699] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   34.709706] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   34.709714] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   34.709722] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   34.709730] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8060f400, vbm_buffer_count=2 ***
[   34.709737] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   34.709744] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   34.709755] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   34.709801] *** Channel 1: Frame wait returned 10 ***
[   34.709808] *** Channel 1: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       9293   jz-intc  jz-timerost
 14:        116   jz-intc  ipu
 15:      87123   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          2   jz-intc  isp-w02
 44:       8294   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         25   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 

