v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# 1. Main Input Pins matching async_sar.sym
C {ipin.sym} -800 -300 0 0 {name=p_st lab=start}
C {lab_wire.sym} -750 -300 0 0 {name=l_st lab=start}
C {ipin.sym} -800 -200 0 0 {name=p_cop lab=comp_out_p}
C {lab_wire.sym} -750 -200 0 0 {name=l_cop lab=comp_out_p}
C {ipin.sym} -800 -100 0 0 {name=p_con lab=comp_out_n}
C {lab_wire.sym} -750 -100 0 0 {name=l_con lab=comp_out_n}
C {ipin.sym} -800 0 0 0 {name=p_cd lab=comp_done}
C {lab_wire.sym} -750 0 0 0 {name=l_cd lab=comp_done}

# 2. Power Pins VDD / VSS
C {iopin.sym} -800 100 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} -750 100 0 0 {name=l_vdd lab=vdd}
C {iopin.sym} -800 200 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} -750 200 0 0 {name=l_vss lab=vss}

# 3. Main Output Pins matching async_sar.sym
C {opin.sym} 1400 -200 0 0 {name=p_se lab=sample_en}
C {lab_wire.sym} 1350 -200 2 0 {name=l_se lab=sample_en}
C {opin.sym} 1400 -100 0 0 {name=p_rstl lab=rst_latch}
C {lab_wire.sym} 1350 -100 2 0 {name=l_rstl lab=rst_latch}
C {opin.sym} 1400 0 0 0 {name=p_dn lab=done}
C {lab_wire.sym} 1350 0 2 0 {name=l_dn lab=done}
C {opin.sym} 1400 100 0 0 {name=p_do lab=dout[7:0]}
C {lab_wire.sym} 1350 100 2 0 {name=l_do lab=dout[7:0]}
C {opin.sym} 1400 200 0 0 {name=p_daci lab=dac_in[7:0]}
C {lab_wire.sym} 1350 200 2 0 {name=l_daci lab=dac_in[7:0]}

# Sample enable buffer
C {sar_adc/blocks/async_sar/async_inverter.sym} -500 250 0 0 {name=x_inv_se1}
C {lab_wire.sym} -650 250 0 0 {name=l_se1_in lab=start}
C {sar_adc/blocks/async_sar/async_inverter.sym} -200 250 0 0 {name=x_inv_se2}
C {lab_wire.sym} -350 250 0 0 {name=l_se1_out lab=start_inv}
C {lab_wire.sym} -50 250 2 0 {name=l_se2_out lab=sample_en}

# Reset generator for internal registers (rst_n_int = NOT(start))
C {sar_adc/blocks/async_sar/async_inverter.sym} -500 350 0 0 {name=x_inv_rst}
C {lab_wire.sym} -650 350 0 0 {name=l_ir_in lab=start}
C {lab_wire.sym} -350 350 2 0 {name=l_ir_out lab=rst_n_int}

# Clock inverter for shift register (advances on falling edge of comp_done)
C {sar_adc/blocks/async_sar/async_inverter.sym} -500 -180 0 0 {name=x_inv_srclk}
C {lab_wire.sym} -650 -180 0 0 {name=l_isrc_in lab=comp_done}
C {lab_wire.sym} -350 -180 2 0 {name=l_isrc_out lab=comp_done_b}

# 1. 8-Bit One-Hot Shift Register
C {sar_adc/blocks/async_sar/shift_reg_8bit.sym} -500 0 0 0 {name=x_sr8}
C {lab_wire.sym} -650 -80 0 0 {name=l_sr_si lab=vss}
C {lab_wire.sym} -650 -60 0 0 {name=l_sr_clk lab=comp_done_b}
C {lab_wire.sym} -650 -40 0 0 {name=l_sr_rst lab=rst_n_int}
C {lab_wire.sym} -350 -80 2 0 {name=l_sr_q0 lab=Q0}
C {lab_wire.sym} -350 -60 2 0 {name=l_sr_q1 lab=Q1}
C {lab_wire.sym} -350 -40 2 0 {name=l_sr_q2 lab=Q2}
C {lab_wire.sym} -350 -20 2 0 {name=l_sr_q3 lab=Q3}
C {lab_wire.sym} -350 0 2 0 {name=l_sr_q4 lab=Q4}
C {lab_wire.sym} -350 20 2 0 {name=l_sr_q5 lab=Q5}
C {lab_wire.sym} -350 40 2 0 {name=l_sr_q6 lab=Q6}
C {lab_wire.sym} -350 60 2 0 {name=l_sr_q7 lab=Q7}

# Done signal generation: done = Q7 & comp_done
C {sar_adc/blocks/async_sar/async_nand2.sym} -100 650 0 0 {name=x_nand_done}
C {lab_wire.sym} -250 640 0 0 {name=l_nd_a lab=Q7}
C {lab_wire.sym} -250 660 0 0 {name=l_nd_b lab=comp_done}
C {sar_adc/blocks/async_sar/async_inverter.sym} 200 640 0 0 {name=x_inv_done}
C {lab_wire.sym} 50 640 0 0 {name=l_nd_out lab=done_nand}
C {lab_wire.sym} 350 640 2 0 {name=l_id_out lab=done}

# 2. 8-Bit Data Bit Registers (dout[7:0])
# Bit 7
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -350 0 0 {name=x_bit7}
C {lab_wire.sym} -150 -380 0 0 {name=l_br7_co lab=comp_out_p}
C {lab_wire.sym} 150 -380 2 0 {name=l_br7_bo lab=dout[7]}
C {lab_wire.sym} -150 -360 0 0 {name=l_br7_en lab=Q0}
C {lab_wire.sym} -150 -340 0 0 {name=l_br7_rst lab=rst_n_int}
C {lab_wire.sym} -150 -320 0 0 {name=l_br7_clk lab=comp_done}

# Bit 6
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -250 0 0 {name=x_bit6}
C {lab_wire.sym} -150 -280 0 0 {name=l_br6_co lab=comp_out_p}
C {lab_wire.sym} 150 -280 2 0 {name=l_br6_bo lab=dout[6]}
C {lab_wire.sym} -150 -260 0 0 {name=l_br6_en lab=Q1}
C {lab_wire.sym} -150 -240 0 0 {name=l_br6_rst lab=rst_n_int}
C {lab_wire.sym} -150 -220 0 0 {name=l_br6_clk lab=comp_done}

# Bit 5
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -150 0 0 {name=x_bit5}
C {lab_wire.sym} -150 -180 0 0 {name=l_br5_co lab=comp_out_p}
C {lab_wire.sym} 150 -180 2 0 {name=l_br5_bo lab=dout[5]}
C {lab_wire.sym} -150 -160 0 0 {name=l_br5_en lab=Q2}
C {lab_wire.sym} -150 -140 0 0 {name=l_br5_rst lab=rst_n_int}
C {lab_wire.sym} -150 -120 0 0 {name=l_br5_clk lab=comp_done}

# Bit 4
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -50 0 0 {name=x_bit4}
C {lab_wire.sym} -150 -80 0 0 {name=l_br4_co lab=comp_out_p}
C {lab_wire.sym} 150 -80 2 0 {name=l_br4_bo lab=dout[4]}
C {lab_wire.sym} -150 -60 0 0 {name=l_br4_en lab=Q3}
C {lab_wire.sym} -150 -40 0 0 {name=l_br4_rst lab=rst_n_int}
C {lab_wire.sym} -150 -20 0 0 {name=l_br4_clk lab=comp_done}

# Bit 3
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 50 0 0 {name=x_bit3}
C {lab_wire.sym} -150 20 0 0 {name=l_br3_co lab=comp_out_p}
C {lab_wire.sym} 150 20 2 0 {name=l_br3_bo lab=dout[3]}
C {lab_wire.sym} -150 40 0 0 {name=l_br3_en lab=Q4}
C {lab_wire.sym} -150 60 0 0 {name=l_br3_rst lab=rst_n_int}
C {lab_wire.sym} -150 80 0 0 {name=l_br3_clk lab=comp_done}

# Bit 2
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 150 0 0 {name=x_bit2}
C {lab_wire.sym} -150 120 0 0 {name=l_br2_co lab=comp_out_p}
C {lab_wire.sym} 150 120 2 0 {name=l_br2_bo lab=dout[2]}
C {lab_wire.sym} -150 140 0 0 {name=l_br2_en lab=Q5}
C {lab_wire.sym} -150 160 0 0 {name=l_br2_rst lab=rst_n_int}
C {lab_wire.sym} -150 180 0 0 {name=l_br2_clk lab=comp_done}

# Bit 1
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 250 0 0 {name=x_bit1}
C {lab_wire.sym} -150 220 0 0 {name=l_br1_co lab=comp_out_p}
C {lab_wire.sym} 150 220 2 0 {name=l_br1_bo lab=dout[1]}
C {lab_wire.sym} -150 240 0 0 {name=l_br1_en lab=Q6}
C {lab_wire.sym} -150 260 0 0 {name=l_br1_rst lab=rst_n_int}
C {lab_wire.sym} -150 280 0 0 {name=l_br1_clk lab=comp_done}

# Bit 0
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 350 0 0 {name=x_bit0}
C {lab_wire.sym} -150 320 0 0 {name=l_br0_co lab=comp_out_p}
C {lab_wire.sym} 150 320 2 0 {name=l_br0_bo lab=dout[0]}
C {lab_wire.sym} -150 340 0 0 {name=l_br0_en lab=Q7}
C {lab_wire.sym} -150 360 0 0 {name=l_br0_rst lab=rst_n_int}
C {lab_wire.sym} -150 380 0 0 {name=l_br0_clk lab=comp_done}

# 4. Asynchronous Handshake & Settling Delay Logic
# Inverter for immediate reset when comp_done rises
C {sar_adc/blocks/async_sar/async_inverter.sym} -800 450 0 0 {name=x_inv_cd}
C {lab_wire.sym} -950 450 0 0 {name=l_icd_in lab=comp_done}
C {lab_wire.sym} -650 450 2 0 {name=l_icd_out lab=comp_done_inv}

# Settling delay chain (145 inverters): comp_done -> comp_done_delayed_n
C {sar_adc/blocks/async_sar/async_delay_chain.sym} -300 450 0 0 {name=x_del}
C {lab_wire.sym} -370 450 0 0 {name=l_del_in lab=comp_done}
C {lab_wire.sym} -230 450 2 0 {name=l_del_out lab=comp_done_delayed_n}

# Start and Done delay / inverters
C {sar_adc/blocks/async_sar/async_start_delay.sym} -800 550 0 0 {name=x_start_del}
C {lab_wire.sym} -870 550 0 0 {name=l_ist_in lab=start}
C {lab_wire.sym} -730 550 2 0 {name=l_ist_out lab=start_n}

C {sar_adc/blocks/async_sar/async_inverter.sym} -800 650 0 0 {name=x_inv_dn}
C {lab_wire.sym} -950 650 0 0 {name=l_idn_in lab=done}
C {lab_wire.sym} -650 650 2 0 {name=l_idn_out lab=done_n}

# Gate Settle: NAND2(comp_done_inv, comp_done_delayed_n)
C {sar_adc/blocks/async_sar/async_nand2.sym} 0 450 0 0 {name=x_nand_settle}
C {lab_wire.sym} -150 440 0 0 {name=l_ns_a lab=comp_done_inv}
C {lab_wire.sym} -150 460 0 0 {name=l_ns_b lab=comp_done_delayed_n}
C {lab_wire.sym} 150 440 2 0 {name=l_ns_out lab=gate_settle}

# Gate Control: NAND2(start_n, done_n)
C {sar_adc/blocks/async_sar/async_nand2.sym} 0 550 0 0 {name=x_nand_ctrl}
C {lab_wire.sym} -150 540 0 0 {name=l_nc_a lab=start_n}
C {lab_wire.sym} -150 560 0 0 {name=l_nc_b lab=done_n}
C {lab_wire.sym} 150 540 2 0 {name=l_nc_out lab=gate_ctrl}

# Glitchless rst_latch strobe: NOR2(gate_settle, gate_ctrl) -> rst_latch
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 500 0 0 {name=x_nor_rstl}
C {lab_wire.sym} 250 480 0 0 {name=l_nr_a lab=gate_settle}
C {lab_wire.sym} 250 520 0 0 {name=l_nr_b lab=gate_ctrl}
C {lab_wire.sym} 550 500 2 0 {name=l_nr_out lab=rst_latch}

# 5. DAC Control Word Generation: dac_in[k] = NOR( NOR(dout[k], Q[k]), start )
# Bit 7 (y = -350)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 -350 0 0 {name=x_nor_dq7}
C {lab_wire.sym} 250 -370 0 0 {name=l_ndq7_a lab=dout[7]}
C {lab_wire.sym} 250 -330 0 0 {name=l_ndq7_b lab=Q0}
C {lab_wire.sym} 550 -350 2 0 {name=l_ndq7_out lab=dac_n7}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 -350 0 0 {name=x_nor_st7}
C {lab_wire.sym} 550 -370 0 0 {name=l_nst7_a lab=dac_n7}
C {lab_wire.sym} 550 -330 0 0 {name=l_nst7_b lab=start}
C {lab_wire.sym} 850 -350 2 0 {name=l_nst7_out lab=dac_in[7]}

# Bit 6 (y = -250)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 -250 0 0 {name=x_nor_dq6}
C {lab_wire.sym} 250 -270 0 0 {name=l_ndq6_a lab=dout[6]}
C {lab_wire.sym} 250 -230 0 0 {name=l_ndq6_b lab=Q1}
C {lab_wire.sym} 550 -250 2 0 {name=l_ndq6_out lab=dac_n6}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 -250 0 0 {name=x_nor_st6}
C {lab_wire.sym} 550 -270 0 0 {name=l_nst6_a lab=dac_n6}
C {lab_wire.sym} 550 -230 0 0 {name=l_nst6_b lab=start}
C {lab_wire.sym} 850 -250 2 0 {name=l_nst6_out lab=dac_in[6]}

# Bit 5 (y = -150)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 -150 0 0 {name=x_nor_dq5}
C {lab_wire.sym} 250 -170 0 0 {name=l_ndq5_a lab=dout[5]}
C {lab_wire.sym} 250 -130 0 0 {name=l_ndq5_b lab=Q2}
C {lab_wire.sym} 550 -150 2 0 {name=l_ndq5_out lab=dac_n5}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 -150 0 0 {name=x_nor_st5}
C {lab_wire.sym} 550 -170 0 0 {name=l_nst5_a lab=dac_n5}
C {lab_wire.sym} 550 -130 0 0 {name=l_nst5_b lab=start}
C {lab_wire.sym} 850 -150 2 0 {name=l_nst5_out lab=dac_in[5]}

# Bit 4 (y = -50)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 -50 0 0 {name=x_nor_dq4}
C {lab_wire.sym} 250 -70 0 0 {name=l_ndq4_a lab=dout[4]}
C {lab_wire.sym} 250 -30 0 0 {name=l_ndq4_b lab=Q3}
C {lab_wire.sym} 550 -50 2 0 {name=l_ndq4_out lab=dac_n4}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 -50 0 0 {name=x_nor_st4}
C {lab_wire.sym} 550 -70 0 0 {name=l_nst4_a lab=dac_n4}
C {lab_wire.sym} 550 -30 0 0 {name=l_nst4_b lab=start}
C {lab_wire.sym} 850 -50 2 0 {name=l_nst4_out lab=dac_in[4]}

# Bit 3 (y = 50)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 50 0 0 {name=x_nor_dq3}
C {lab_wire.sym} 250 30 0 0 {name=l_ndq3_a lab=dout[3]}
C {lab_wire.sym} 250 70 0 0 {name=l_ndq3_b lab=Q4}
C {lab_wire.sym} 550 50 2 0 {name=l_ndq3_out lab=dac_n3}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 50 0 0 {name=x_nor_st3}
C {lab_wire.sym} 550 30 0 0 {name=l_nst3_a lab=dac_n3}
C {lab_wire.sym} 550 70 0 0 {name=l_nst3_b lab=start}
C {lab_wire.sym} 850 50 2 0 {name=l_nst3_out lab=dac_in[3]}

# Bit 2 (y = 150)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 150 0 0 {name=x_nor_dq2}
C {lab_wire.sym} 250 130 0 0 {name=l_ndq2_a lab=dout[2]}
C {lab_wire.sym} 250 170 0 0 {name=l_ndq2_b lab=Q5}
C {lab_wire.sym} 550 150 2 0 {name=l_ndq2_out lab=dac_n2}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 150 0 0 {name=x_nor_st2}
C {lab_wire.sym} 550 130 0 0 {name=l_nst2_a lab=dac_n2}
C {lab_wire.sym} 550 170 0 0 {name=l_nst2_b lab=start}
C {lab_wire.sym} 850 150 2 0 {name=l_nst2_out lab=dac_in[2]}

# Bit 1 (y = 250)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 250 0 0 {name=x_nor_dq1}
C {lab_wire.sym} 250 230 0 0 {name=l_ndq1_a lab=dout[1]}
C {lab_wire.sym} 250 270 0 0 {name=l_ndq1_b lab=Q6}
C {lab_wire.sym} 550 250 2 0 {name=l_ndq1_out lab=dac_n1}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 250 0 0 {name=x_nor_st1}
C {lab_wire.sym} 550 230 0 0 {name=l_nst1_a lab=dac_n1}
C {lab_wire.sym} 550 270 0 0 {name=l_nst1_b lab=start}
C {lab_wire.sym} 850 250 2 0 {name=l_nst1_out lab=dac_in[1]}

# Bit 0 (y = 350)
C {sar_adc/blocks/async_sar/async_nor2.sym} 400 350 0 0 {name=x_nor_dq0}
C {lab_wire.sym} 250 330 0 0 {name=l_ndq0_a lab=dout[0]}
C {lab_wire.sym} 250 370 0 0 {name=l_ndq0_b lab=Q7}
C {lab_wire.sym} 550 350 2 0 {name=l_ndq0_out lab=dac_n0}
C {sar_adc/blocks/async_sar/async_nor2.sym} 700 350 0 0 {name=x_nor_st0}
C {lab_wire.sym} 550 330 0 0 {name=l_nst0_a lab=dac_n0}
C {lab_wire.sym} 550 370 0 0 {name=l_nst0_b lab=start}
C {lab_wire.sym} 850 350 2 0 {name=l_nst0_out lab=dac_in[0]}

C {title.sym} 160 850 0 0 {name=l_title author="Berkah Saluyu"}
