// Seed: 385909196
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5
    , id_16,
    output supply0 id_6,
    input wor id_7,
    output tri id_8,
    output wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wand id_14
);
  supply1 id_17 = id_12;
  assign id_14 = 1 ? 1'b0 : (1) & id_16;
  assign id_8  = id_10;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3
    , id_7,
    output wor id_4,
    input uwire id_5
);
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_3, id_1, id_3, id_5, id_3, id_3, id_1, id_3, id_2, id_1, id_0, id_5, id_1, id_3
  );
endmodule
