// Seed: 918331059
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output tri1 id_6
);
  logic [7:0] id_8;
  assign id_8[1==1] = id_0;
  module_2(
      id_2, id_6
  );
  wire id_9;
  wire id_10;
  nor (id_6, id_2, id_4, id_8, id_3, id_1);
  wire id_11;
  initial id_10 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  tri0 id_3;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_0, id_0, id_3, id_0, id_3
  );
  assign id_3 = id_0;
endmodule
module module_2 (
    input  tri0 id_0,
    output tri  id_1
);
  wire id_3;
endmodule
