<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VlgVerifTgtGen Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html">VlgVerifTgtGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_vlg_verif_tgt_gen-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VlgVerifTgtGen Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="vtarget__gen__impl_8h_source.html">vtarget_gen_impl.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::VlgVerifTgtGen:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_vlg_verif_tgt_gen.png" usemap="#ilang::VlgVerifTgtGen_map" alt=""/>
  <map id="ilang::VlgVerifTgtGen_map" name="ilang::VlgVerifTgtGen_map">
<area href="classilang_1_1_vlg_verif_tgt_gen_base.html" title="VlgVerifTgtGenBase: do nothing, should not instantiate." alt="ilang::VlgVerifTgtGenBase" shape="rect" coords="0,0,160,24"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6c042a931bcd8b8f6f234deec38faa93"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a6c042a931bcd8b8f6f234deec38faa93">VlgVerifTgtGen</a> (const std::vector&lt; std::string &gt; &amp;implementation_include_path, const std::vector&lt; std::string &gt; &amp;implementation_srcs, const std::string &amp;implementation_top_module, const std::string &amp;refinement_variable_mapping, const std::string &amp;refinement_conditions, const std::string &amp;output_path, const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;ila_ptr, <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> backend, const <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a0ef67495193ef5a364240cf7f54cb476">vtg_config_t</a> &amp;vtg_config, const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;config=<a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a>(), <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac9c33773781aeda7fa1a47d3ba291359">advanced_parameters_t</a> *adv_ptr=NULL)</td></tr>
<tr class="separator:a6c042a931bcd8b8f6f234deec38faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ccf233f59f4df0f11dcd2dd9e1619"><td class="memItemLeft" align="right" valign="top"><a id="a2d6ccf233f59f4df0f11dcd2dd9e1619"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a2d6ccf233f59f4df0f11dcd2dd9e1619">VlgVerifTgtGen</a> (const <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html">VlgVerifTgtGen</a> &amp;)=delete</td></tr>
<tr class="memdesc:a2d6ccf233f59f4df0f11dcd2dd9e1619"><td class="mdescLeft">&#160;</td><td class="mdescRight">no copy constructor, please <br /></td></tr>
<tr class="separator:a2d6ccf233f59f4df0f11dcd2dd9e1619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a49e3b48a014bb16a00472d83d6a57"><td class="memItemLeft" align="right" valign="top"><a id="a98a49e3b48a014bb16a00472d83d6a57"></a>
<a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html">VlgVerifTgtGen</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a98a49e3b48a014bb16a00472d83d6a57">operator=</a> (const <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html">VlgVerifTgtGen</a> &amp;)=delete</td></tr>
<tr class="memdesc:a98a49e3b48a014bb16a00472d83d6a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">no assignment, please. I don't want to mess up w. vlg_info_ptr <br /></td></tr>
<tr class="separator:a98a49e3b48a014bb16a00472d83d6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e11b2254fe0b4f24a690ccec25580a"><td class="memItemLeft" align="right" valign="top"><a id="a75e11b2254fe0b4f24a690ccec25580a"></a>
virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a75e11b2254fe0b4f24a690ccec25580a">~VlgVerifTgtGen</a> ()</td></tr>
<tr class="memdesc:a75e11b2254fe0b4f24a690ccec25580a"><td class="mdescLeft">&#160;</td><td class="mdescRight">release verilog info pointer <br /></td></tr>
<tr class="separator:a75e11b2254fe0b4f24a690ccec25580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249d287f4550a791f74bbc5153b93157"><td class="memItemLeft" align="right" valign="top"><a id="a249d287f4550a791f74bbc5153b93157"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a249d287f4550a791f74bbc5153b93157">GenerateTargets</a> (void)</td></tr>
<tr class="memdesc:a249d287f4550a791f74bbc5153b93157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate everything. <br /></td></tr>
<tr class="separator:a249d287f4550a791f74bbc5153b93157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f334928a050935f9e27ab77d234384"><td class="memItemLeft" align="right" valign="top"><a id="aa3f334928a050935f9e27ab77d234384"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#aa3f334928a050935f9e27ab77d234384">in_bad_state</a> (void) const</td></tr>
<tr class="memdesc:aa3f334928a050935f9e27ab77d234384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is in bad state. <br /></td></tr>
<tr class="separator:aa3f334928a050935f9e27ab77d234384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb2dc4bb0d426652bf3a7b7ffe4aaa0"><td class="memItemLeft" align="right" valign="top"><a id="accb2dc4bb0d426652bf3a7b7ffe4aaa0"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#accb2dc4bb0d426652bf3a7b7ffe4aaa0">GetVlgModuleInstanceName</a> () const</td></tr>
<tr class="memdesc:accb2dc4bb0d426652bf3a7b7ffe4aaa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">get vlg-module instance name <br /></td></tr>
<tr class="separator:accb2dc4bb0d426652bf3a7b7ffe4aaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4feb306442a6a5f91dc5830ad74ab6"><td class="memItemLeft" align="right" valign="top"><a id="aae4feb306442a6a5f91dc5830ad74ab6"></a>
const std::vector&lt; std::string &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#aae4feb306442a6a5f91dc5830ad74ab6">GetRunnableScriptName</a> () const</td></tr>
<tr class="memdesc:aae4feb306442a6a5f91dc5830ad74ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate the runable script name <br /></td></tr>
<tr class="separator:aae4feb306442a6a5f91dc5830ad74ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a7fa03a9d370afddff3075cacc80c7"><td class="memItemLeft" align="right" valign="top"><a id="a29a7fa03a9d370afddff3075cacc80c7"></a>
const <a class="el" href="structilang_1_1_vlg_tgt_supplementary_info.html">VlgTgtSupplementaryInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a29a7fa03a9d370afddff3075cacc80c7">GetSupplementaryInfo</a> () const</td></tr>
<tr class="memdesc:a29a7fa03a9d370afddff3075cacc80c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the result from parsing supplymentary information <br /></td></tr>
<tr class="separator:a29a7fa03a9d370afddff3075cacc80c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a64ce688a50b0a248c549bf45e6df2563"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a64ce688a50b0a248c549bf45e6df2563">bad_state_return</a> (void)</td></tr>
<tr class="memdesc:a64ce688a50b0a248c549bf45e6df2563"><td class="mdescLeft">&#160;</td><td class="mdescRight">subroutine for generating synthesis using chc targets  <a href="classilang_1_1_vlg_verif_tgt_gen.html#a64ce688a50b0a248c549bf45e6df2563">More...</a><br /></td></tr>
<tr class="separator:a64ce688a50b0a248c549bf45e6df2563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbdf3c856dfeb655dd4124bc805e532"><td class="memItemLeft" align="right" valign="top"><a id="a8cbdf3c856dfeb655dd4124bc805e532"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a8cbdf3c856dfeb655dd4124bc805e532">load_json</a> (const std::string &amp;fname, nlohmann::json &amp;j)</td></tr>
<tr class="memdesc:a8cbdf3c856dfeb655dd4124bc805e532"><td class="mdescLeft">&#160;</td><td class="mdescRight">load json from a file name to the given j <br /></td></tr>
<tr class="separator:a8cbdf3c856dfeb655dd4124bc805e532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbd406ae8e4987be51f9d2537efd5e3"><td class="memItemLeft" align="right" valign="top"><a id="a9bbd406ae8e4987be51f9d2537efd5e3"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a9bbd406ae8e4987be51f9d2537efd5e3">set_module_instantiation_name</a> ()</td></tr>
<tr class="memdesc:a9bbd406ae8e4987be51f9d2537efd5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get instance name from rfmap. <br /></td></tr>
<tr class="separator:a9bbd406ae8e4987be51f9d2537efd5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a0d97036926b94c0556a3b6685a93d2ae"><td class="memItemLeft" align="right" valign="top"><a id="a0d97036926b94c0556a3b6685a93d2ae"></a>
const std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a0d97036926b94c0556a3b6685a93d2ae">_vlg_impl_include_path</a></td></tr>
<tr class="memdesc:a0d97036926b94c0556a3b6685a93d2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">implementation include path <br /></td></tr>
<tr class="separator:a0d97036926b94c0556a3b6685a93d2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef769c3231f52a80839b29114f3f0c14"><td class="memItemLeft" align="right" valign="top"><a id="aef769c3231f52a80839b29114f3f0c14"></a>
const std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#aef769c3231f52a80839b29114f3f0c14">_vlg_impl_srcs</a></td></tr>
<tr class="memdesc:aef769c3231f52a80839b29114f3f0c14"><td class="mdescLeft">&#160;</td><td class="mdescRight">implementatino path <br /></td></tr>
<tr class="separator:aef769c3231f52a80839b29114f3f0c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa953de26971bc5bff5f25dd59ba32013"><td class="memItemLeft" align="right" valign="top"><a id="aa953de26971bc5bff5f25dd59ba32013"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#aa953de26971bc5bff5f25dd59ba32013">_vlg_impl_top_name</a></td></tr>
<tr class="memdesc:aa953de26971bc5bff5f25dd59ba32013"><td class="mdescLeft">&#160;</td><td class="mdescRight">implementation top module name <br /></td></tr>
<tr class="separator:aa953de26971bc5bff5f25dd59ba32013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bb4f5d254c91dabea450eca1a56bbd"><td class="memItemLeft" align="right" valign="top"><a id="a95bb4f5d254c91dabea450eca1a56bbd"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a95bb4f5d254c91dabea450eca1a56bbd">_rf_var_map_name</a></td></tr>
<tr class="memdesc:a95bb4f5d254c91dabea450eca1a56bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">refinement relation - variable mapping path <br /></td></tr>
<tr class="separator:a95bb4f5d254c91dabea450eca1a56bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f0c7d362ac772a83ed18cbac90d31"><td class="memItemLeft" align="right" valign="top"><a id="aed7f0c7d362ac772a83ed18cbac90d31"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#aed7f0c7d362ac772a83ed18cbac90d31">_rf_cond_name</a></td></tr>
<tr class="memdesc:aed7f0c7d362ac772a83ed18cbac90d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">refinement relation - condition path <br /></td></tr>
<tr class="separator:aed7f0c7d362ac772a83ed18cbac90d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7119dbbb93068bc224b02952d7c97c90"><td class="memItemLeft" align="right" valign="top">const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a7119dbbb93068bc224b02952d7c97c90">_output_path</a></td></tr>
<tr class="separator:a7119dbbb93068bc224b02952d7c97c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76194f940c1ed7a94c739f0083910a44"><td class="memItemLeft" align="right" valign="top"><a id="a76194f940c1ed7a94c739f0083910a44"></a>
const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a76194f940c1ed7a94c739f0083910a44">_ila_ptr</a></td></tr>
<tr class="memdesc:a76194f940c1ed7a94c739f0083910a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pointer to the instruction that is going to export. <br /></td></tr>
<tr class="separator:a76194f940c1ed7a94c739f0083910a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8aa37cf94967d8b67915078e54081a"><td class="memItemLeft" align="right" valign="top"><a id="a4d8aa37cf94967d8b67915078e54081a"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a4d8aa37cf94967d8b67915078e54081a">_vlg_mod_inst_name</a></td></tr>
<tr class="memdesc:a4d8aa37cf94967d8b67915078e54081a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The name of verilog top module instance in the wrapper. <br /></td></tr>
<tr class="separator:a4d8aa37cf94967d8b67915078e54081a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9826aebc6294f5bc1ba5af764b9161b8"><td class="memItemLeft" align="right" valign="top"><a id="a9826aebc6294f5bc1ba5af764b9161b8"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a9826aebc6294f5bc1ba5af764b9161b8">_ila_mod_inst_name</a></td></tr>
<tr class="memdesc:a9826aebc6294f5bc1ba5af764b9161b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The name of ila-verilog top module instance in the wrapper. <br /></td></tr>
<tr class="separator:a9826aebc6294f5bc1ba5af764b9161b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0859d8b3cd0cc84ce6f37cd57c766b19"><td class="memItemLeft" align="right" valign="top"><a id="a0859d8b3cd0cc84ce6f37cd57c766b19"></a>
<a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a0859d8b3cd0cc84ce6f37cd57c766b19">vlg_info_ptr</a></td></tr>
<tr class="memdesc:a0859d8b3cd0cc84ce6f37cd57c766b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pointer to create verilog analyzer. <br /></td></tr>
<tr class="separator:a0859d8b3cd0cc84ce6f37cd57c766b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37e0dd9157f3841c7cbc96c0d5476a1"><td class="memItemLeft" align="right" valign="top"><a id="af37e0dd9157f3841c7cbc96c0d5476a1"></a>
<a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#af37e0dd9157f3841c7cbc96c0d5476a1">_backend</a></td></tr>
<tr class="memdesc:af37e0dd9157f3841c7cbc96c0d5476a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">to store the backend <br /></td></tr>
<tr class="separator:af37e0dd9157f3841c7cbc96c0d5476a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5b2ac9d4848e4b70e6b82829e1c17b"><td class="memItemLeft" align="right" valign="top"><a id="a0c5b2ac9d4848e4b70e6b82829e1c17b"></a>
<a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a0c5b2ac9d4848e4b70e6b82829e1c17b">_cfg</a></td></tr>
<tr class="memdesc:a0c5b2ac9d4848e4b70e6b82829e1c17b"><td class="mdescLeft">&#160;</td><td class="mdescRight">to store the verilog configuration <br /></td></tr>
<tr class="separator:a0c5b2ac9d4848e4b70e6b82829e1c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383b7396d583efb2288e6903fa86847a"><td class="memItemLeft" align="right" valign="top"><a id="a383b7396d583efb2288e6903fa86847a"></a>
<a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a0ef67495193ef5a364240cf7f54cb476">vtg_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a383b7396d583efb2288e6903fa86847a">_vtg_config</a></td></tr>
<tr class="memdesc:a383b7396d583efb2288e6903fa86847a"><td class="mdescLeft">&#160;</td><td class="mdescRight">to store the configuration <br /></td></tr>
<tr class="separator:a383b7396d583efb2288e6903fa86847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d310eb72490ae7d5797a93177c9c0b9"><td class="memItemLeft" align="right" valign="top"><a id="a0d310eb72490ae7d5797a93177c9c0b9"></a>
<a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac9c33773781aeda7fa1a47d3ba291359">advanced_parameters_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a0d310eb72490ae7d5797a93177c9c0b9">_advanced_param_ptr</a></td></tr>
<tr class="memdesc:a0d310eb72490ae7d5797a93177c9c0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">to store the advanced parameter configurations <br /></td></tr>
<tr class="separator:a0d310eb72490ae7d5797a93177c9c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9a6283d4407d6d5acfb9c7cec89b87"><td class="memItemLeft" align="right" valign="top"><a id="acb9a6283d4407d6d5acfb9c7cec89b87"></a>
std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#acb9a6283d4407d6d5acfb9c7cec89b87">runnable_script_name</a></td></tr>
<tr class="memdesc:acb9a6283d4407d6d5acfb9c7cec89b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">to store the generate script name <br /></td></tr>
<tr class="separator:acb9a6283d4407d6d5acfb9c7cec89b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a6c157df67b31c6f97c12a34ccbe74"><td class="memItemLeft" align="right" valign="top"><a id="a09a6c157df67b31c6f97c12a34ccbe74"></a>
nlohmann::json&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a09a6c157df67b31c6f97c12a34ccbe74">rf_vmap</a></td></tr>
<tr class="memdesc:a09a6c157df67b31c6f97c12a34ccbe74"><td class="mdescLeft">&#160;</td><td class="mdescRight">store the vmap info <br /></td></tr>
<tr class="separator:a09a6c157df67b31c6f97c12a34ccbe74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb59a3773ce073542bda717d68029b3"><td class="memItemLeft" align="right" valign="top"><a id="a5cb59a3773ce073542bda717d68029b3"></a>
nlohmann::json&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a5cb59a3773ce073542bda717d68029b3">rf_cond</a></td></tr>
<tr class="memdesc:a5cb59a3773ce073542bda717d68029b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">store the condition <br /></td></tr>
<tr class="separator:a5cb59a3773ce073542bda717d68029b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0f0d2617e5fc73a2121544622fc12c"><td class="memItemLeft" align="right" valign="top"><a id="a4f0f0d2617e5fc73a2121544622fc12c"></a>
<a class="el" href="structilang_1_1_vlg_tgt_supplementary_info.html">VlgTgtSupplementaryInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a4f0f0d2617e5fc73a2121544622fc12c">supplementary_info</a></td></tr>
<tr class="memdesc:a4f0f0d2617e5fc73a2121544622fc12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The supplementary information. <br /></td></tr>
<tr class="separator:a4f0f0d2617e5fc73a2121544622fc12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classilang_1_1_vlg_verif_tgt_gen_base')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html">ilang::VlgVerifTgtGenBase</a></td></tr>
<tr class="memitem:ac71046ce500da911f51eb821f1807b38 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> { <br />
&#160;&#160;<b>NONE</b> = 0, 
<b>COSA</b> = 1, 
<b>JASPERGOLD</b> = 2, 
<b>YOSYS</b> = 128, 
<br />
&#160;&#160;<b>CHC</b> = YOSYS + 8, 
<b>Z3PDR</b> = CHC + 1, 
<b>ELD_CEGAR</b> = CHC + 2, 
<b>GRAIN_SYGUS</b> = CHC + 4, 
<br />
&#160;&#160;<b>ABCPDR</b> = YOSYS + 16, 
<b>BTOR_GENERIC</b> = YOSYS + 32, 
<b>RELCHC</b> = YOSYS + 64
<br />
 }</td></tr>
<tr class="separator:ac71046ce500da911f51eb821f1807b38 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41ef5621dba513432848a03b642ebb5 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top"><a id="ac41ef5621dba513432848a03b642ebb5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">synthesis_backend_selector</a> { <br />
&#160;&#160;<b>Z3</b> = Z3PDR ^ YOSYS, 
<b>GRAIN</b> = GRAIN_SYGUS ^ YOSYS, 
<b>ABC</b> = ABCPDR ^ YOSYS, 
<b>ELDERICA</b> = ELD_CEGAR ^ YOSYS, 
<br />
&#160;&#160;<b>NOSYN</b> = BTOR_GENERIC ^ YOSYS
<br />
 }</td></tr>
<tr class="memdesc:ac41ef5621dba513432848a03b642ebb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of invariant synthesis backend. <br /></td></tr>
<tr class="separator:ac41ef5621dba513432848a03b642ebb5 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9beea3ce3e187c0a186a3127e1a7ab59 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top"><a id="a9beea3ce3e187c0a186a3127e1a7ab59"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a9beea3ce3e187c0a186a3127e1a7ab59">_chc_target_t</a> { <b>CEX</b>, 
<b>INVCANDIDATE</b>, 
<b>GENERAL_PROPERTY</b>
 }</td></tr>
<tr class="memdesc:a9beea3ce3e187c0a186a3127e1a7ab59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the chc target. <br /></td></tr>
<tr class="separator:a9beea3ce3e187c0a186a3127e1a7ab59 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef67495193ef5a364240cf7f54cb476 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top"><a id="a0ef67495193ef5a364240cf7f54cb476"></a>
typedef struct <a class="el" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">ilang::VlgVerifTgtGenBase::_vtg_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a0ef67495193ef5a364240cf7f54cb476">vtg_config_t</a></td></tr>
<tr class="memdesc:a0ef67495193ef5a364240cf7f54cb476 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verilog Target Generation Configuration. <br /></td></tr>
<tr class="separator:a0ef67495193ef5a364240cf7f54cb476 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c33773781aeda7fa1a47d3ba291359 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html">ilang::VlgVerifTgtGenBase::_adv_parameters</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac9c33773781aeda7fa1a47d3ba291359">advanced_parameters_t</a></td></tr>
<tr class="separator:ac9c33773781aeda7fa1a47d3ba291359 inherit pub_types_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classilang_1_1_vlg_verif_tgt_gen_base"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classilang_1_1_vlg_verif_tgt_gen_base')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html">ilang::VlgVerifTgtGenBase</a></td></tr>
<tr class="memitem:ae35bd8d6cb99a7eff89faf69d60b883e inherit pub_static_methods_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memItemLeft" align="right" valign="top"><a id="ae35bd8d6cb99a7eff89faf69d60b883e"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae35bd8d6cb99a7eff89faf69d60b883e">isValidVerifBackend</a> (<a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> vbackend)</td></tr>
<tr class="memdesc:ae35bd8d6cb99a7eff89faf69d60b883e inherit pub_static_methods_classilang_1_1_vlg_verif_tgt_gen_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">check if a backend selector is valid <br /></td></tr>
<tr class="separator:ae35bd8d6cb99a7eff89faf69d60b883e inherit pub_static_methods_classilang_1_1_vlg_verif_tgt_gen_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>brief Class of Verilog verification target generation, not to be used outside </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a6c042a931bcd8b8f6f234deec38faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c042a931bcd8b8f6f234deec38faa93">&#9670;&nbsp;</a></span>VlgVerifTgtGen()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VlgVerifTgtGen::VlgVerifTgtGen </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_include_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_srcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>implementation_top_module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>refinement_variable_mapping</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>refinement_conditions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>output_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>ila_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>&#160;</td>
          <td class="paramname"><em>backend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a0ef67495193ef5a364240cf7f54cb476">vtg_config_t</a> &amp;&#160;</td>
          <td class="paramname"><em>vtg_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em> = <code><a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac9c33773781aeda7fa1a47d3ba291359">advanced_parameters_t</a> *&#160;</td>
          <td class="paramname"><em>adv_ptr</em> = <code>NULL</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">implementation's</td><td>include path (if it uses `include) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">verilog's</td><td>path, currently we only handle situation where all in the same folder</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">name</td><td>of the top module of the implementation, leave "" to allow auto analysis</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">where</td><td>to get variable mapping </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">where</td><td>to get refinement relation </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">output</td><td>path (ila-verilog, wrapper-verilog, problem.txt, run-verify-by-???, modify-impl, it there is )</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pointer</td><td>to the ila</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">(optional)</td><td>the default configuration for outputing verilog </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a64ce688a50b0a248c549bf45e6df2563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ce688a50b0a248c549bf45e6df2563">&#9670;&nbsp;</a></span>bad_state_return()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ilang::VlgVerifTgtGen::bad_state_return </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>subroutine for generating synthesis using chc targets </p>
<p>If it is bad state, return true and display a message </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7119dbbb93068bc224b02952d7c97c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7119dbbb93068bc224b02952d7c97c90">&#9670;&nbsp;</a></span>_output_path</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string ilang::VlgVerifTgtGen::_output_path</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>output path, output the ila-verilog, wrapper-verilog, problem.txt, run-verify-by-??? </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="vtarget__gen__impl_8h_source.html">vtarget_gen_impl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
