
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 17:05:58 2023
Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 17:10:25 2023
viaInitial ends at Wed Mar 22 17:10:25 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=29.0M, fe_cpu=1.06min, fe_real=4.48min, fe_mem=743.4M) ***
#% Begin Load netlist data ... (date=03/22 17:10:27, mem=515.2M)
*** Begin netlist parsing (mem=743.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 747.355M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=747.4M) ***
#% End Load netlist data ... (date=03/22 17:10:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=536.8M, current mem=536.8M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 19845 stdCell insts.

*** Memory Usage v#1 (Current mem = 817.781M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:01:05, real=0:04:31, peak res=764.0M, current mem=764.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=781.9M, current mem=781.9M)
Current (total cpu=0:01:05, real=0:04:31, peak res=781.9M, current mem=781.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1116.75 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1119.79)
Total number of fetched objects 21901
End delay calculation. (MEM=1266.7 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1239.62 CPU=0:00:03.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:01:13 mem=1239.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.405  |  0.017  |
|           TNS (ns):|-346.875 |-346.875 |  0.000  |
|    Violating Paths:|  1032   |  1032   |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

Density: 49.990%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 6.83 sec
Total Real time: 7.0 sec
Total Memory Usage: 1174.097656 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
19845 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
19845 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
#% Begin addRing (date=03/22 17:10:41, mem=876.2M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 17:10:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.1M, current mem=878.1M)
<CMD> setAddStripeMode -break_At block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
#% Begin addStripe (date=03/22 17:10:41, mem=878.1M)

Initialize fgc environment(mem: 1174.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1174.1M)
Stripe generation is complete.
vias are now being generated.
addStripe created 45 wires.
ViaGen created 270 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       90       |        0       |
|  VIA2  |       90       |        0       |
|  VIA3  |       90       |        0       |
|   M4   |       45       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 17:10:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=878.9M, current mem=878.9M)
<CMD> sroute
#% Begin sroute (date=03/22 17:10:41, mem=878.9M)
*** Begin SPECIAL ROUTE on Wed Mar 22 17:10:41 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-12.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2214.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 146 used
Read in 146 components
  146 core components: 146 unplaced, 0 placed, 0 fixed
Read in 307 logical pins
Read in 307 nets
Read in 2 special nets, 2 routed
Read in 292 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 506
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 253
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2236.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 886 wires.
ViaGen created 17458 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       759      |       NA       |
|  VIA1  |      6072      |        0       |
|  VIA2  |      5693      |        0       |
|   M3   |       127      |       NA       |
|  VIA3  |      5693      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 17:10:43, total cpu=0:00:01.6, real=0:00:02.0, peak res=893.0M, current mem=893.0M)
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell fullchip -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[64]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[65]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[66]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[67]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[68]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[69]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[70]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[71]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[72]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[73]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[74]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[75]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[76]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[77]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[78]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[79]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[80]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[81]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[82]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[83]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[84]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[85]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[86]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[87]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[88]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[89]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[90]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[91]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[92]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[93]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[94]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[95]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[96]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[97]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[98]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[99]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[100]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[101]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[102]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[103]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[104]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[105]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[106]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[107]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[108]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[109]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[110]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[111]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[112]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[113]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[114]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[115]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[116]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[117]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[118]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[119]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[120]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[121]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[122]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[123]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[124]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[125]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[126]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {mem_in[127]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin {inst[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fullchip -pin reset -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:01.0 real = 0:00:01.0, mem = 1227.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1229.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1229.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 17:13:14, mem=930.2M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    307 |    147 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    307 |    147 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 17:13:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=930.6M, current mem=930.6M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1233.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 17:13:32, mem=930.9M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    307 |    307 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    307 |    307 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 17:13:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=931.1M, current mem=931.1M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 17:13:50, mem=931.3M)
% Begin Save ccopt configuration ... (date=03/22 17:13:50, mem=934.3M)
% End Save ccopt configuration ... (date=03/22 17:13:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=935.2M, current mem=935.2M)
% Begin Save netlist data ... (date=03/22 17:13:50, mem=935.2M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 17:13:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=935.5M, current mem=935.5M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 17:13:50, mem=936.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 17:13:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.2M, current mem=936.2M)
% Begin Save clock tree data ... (date=03/22 17:13:50, mem=936.2M)
% End Save clock tree data ... (date=03/22 17:13:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.2M, current mem=936.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 17:13:51, mem=936.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 17:13:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.7M, current mem=936.7M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1229.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 17:13:51, mem=936.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/22 17:13:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.9M, current mem=936.9M)
% Begin Save routing data ... (date=03/22 17:13:51, mem=936.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1229.8M) ***
% End Save routing data ... (date=03/22 17:13:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=937.2M, current mem=937.2M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1232.8M) ***
% Begin Save power constraints data ... (date=03/22 17:13:51, mem=937.6M)
% End Save power constraints data ... (date=03/22 17:13:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=937.7M, current mem=937.7M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 17:13:53, total cpu=0:00:02.0, real=0:00:03.0, peak res=941.5M, current mem=941.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 430 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD6' removed
*       :      5 instances of type 'INVD4' removed
*       :      3 instances of type 'INVD2' removed
*       :     22 instances of type 'INVD1' removed
*       :     12 instances of type 'INVD0' removed
*       :      3 instances of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     16 instances of type 'CKND2' removed
*       :    158 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      8 instances of type 'CKBD2' removed
*       :     47 instances of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD8' removed
*       :      2 instances of type 'BUFFD6' removed
*       :     14 instances of type 'BUFFD4' removed
*       :      4 instances of type 'BUFFD3' removed
*       :     81 instances of type 'BUFFD2' removed
*       :     39 instances of type 'BUFFD1' removed
*       :      3 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(833.333MHz) 
Starting Levelizing
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT)
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 10%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 20%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 30%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 40%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 50%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 60%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 70%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 80%
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 90%

Finished Levelizing
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT)

Starting Activity Propagation
2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 17:13:57 (2023-Mar-23 00:13:57 GMT): 10%
2023-Mar-22 17:13:58 (2023-Mar-23 00:13:58 GMT): 20%

Finished Activity Propagation
2023-Mar-22 17:13:58 (2023-Mar-23 00:13:58 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 15039 (70.0%) nets
3		: 3374 (15.7%) nets
4     -	14	: 2775 (12.9%) nets
15    -	39	: 235 (1.1%) nets
40    -	79	: 37 (0.2%) nets
80    -	159	: 8 (0.0%) nets
160   -	319	: 17 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=19430 (0 fixed + 19430 movable) #buf cell=0 #inv cell=1295 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=21486 #term=76039 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
stdCell: 19430 single + 0 double + 0 multi
Total standard cell length = 56.6736 (mm), area = 0.1020 (mm^2)
Average module density = 0.498.
Density for the design = 0.498.
       = stdcell_area 283368 sites (102012 um^2) / alloc_area 569542 sites (205035 um^2).
Pin Density = 0.1328.
            = total # of pins 76039 / total area 572544.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.628e+04 (7.54e+04 1.08e+04)
              Est.  stn bbox = 1.018e+05 (8.91e+04 1.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1354.0M
Iteration  2: Total net bbox = 8.628e+04 (7.54e+04 1.08e+04)
              Est.  stn bbox = 1.018e+05 (8.91e+04 1.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1354.0M
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:08.0)***
Iteration  3: Total net bbox = 1.240e+05 (1.10e+05 1.44e+04)
              Est.  stn bbox = 1.513e+05 (1.32e+05 1.97e+04)
              cpu = 0:00:10.2 real = 0:00:10.0 mem = 1525.5M
Iteration  4: Total net bbox = 2.010e+05 (1.16e+05 8.50e+04)
              Est.  stn bbox = 2.462e+05 (1.39e+05 1.07e+05)
              cpu = 0:00:20.8 real = 0:00:21.0 mem = 1573.5M
Iteration  5: Total net bbox = 2.010e+05 (1.16e+05 8.50e+04)
              Est.  stn bbox = 2.462e+05 (1.39e+05 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1573.5M
Iteration  6: Total net bbox = 3.302e+05 (1.82e+05 1.49e+05)
              Est.  stn bbox = 4.109e+05 (2.19e+05 1.92e+05)
              cpu = 0:00:19.7 real = 0:00:20.0 mem = 1519.5M
Iteration  7: Total net bbox = 3.230e+05 (1.74e+05 1.49e+05)
              Est.  stn bbox = 4.031e+05 (2.10e+05 1.93e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1516.5M
Iteration  8: Total net bbox = 3.230e+05 (1.74e+05 1.49e+05)
              Est.  stn bbox = 4.031e+05 (2.10e+05 1.93e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.5M
Iteration  9: Total net bbox = 3.378e+05 (1.78e+05 1.60e+05)
              Est.  stn bbox = 4.213e+05 (2.17e+05 2.04e+05)
              cpu = 0:00:20.7 real = 0:00:21.0 mem = 1508.2M
Iteration 10: Total net bbox = 3.378e+05 (1.78e+05 1.60e+05)
              Est.  stn bbox = 4.213e+05 (2.17e+05 2.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1508.2M
Iteration 11: Total net bbox = 3.423e+05 (1.80e+05 1.63e+05)
              Est.  stn bbox = 4.270e+05 (2.19e+05 2.08e+05)
              cpu = 0:00:18.2 real = 0:00:18.0 mem = 1507.0M
Iteration 12: Total net bbox = 3.423e+05 (1.80e+05 1.63e+05)
              Est.  stn bbox = 4.270e+05 (2.19e+05 2.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1507.0M
Iteration 13: Total net bbox = 3.494e+05 (1.84e+05 1.66e+05)
              Est.  stn bbox = 4.311e+05 (2.22e+05 2.10e+05)
              cpu = 0:00:58.5 real = 0:00:59.0 mem = 1516.9M
Iteration 14: Total net bbox = 3.494e+05 (1.84e+05 1.66e+05)
              Est.  stn bbox = 4.311e+05 (2.22e+05 2.10e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.9M
Finished Global Placement (cpu=0:02:30, real=0:02:31, mem=1516.9M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:04:30 mem=1516.9M) ***
Total net bbox length = 3.494e+05 (1.837e+05 1.657e+05) (ext = 1.346e+04)
Move report: Detail placement moves 19430 insts, mean move: 1.27 um, max move: 21.57 um
	Max move on inst (core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_61_): (226.16, 341.28) --> (226.20, 362.80)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1516.9MB
Summary Report:
Instances move: 19430 (out of 19430 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 21.57 um (Instance: core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_61_) (226.158, 341.276) -> (226.2, 362.8)
	Length: 27 sites, height: 1 rows, site name: core, cell type: EDFQD2
Total net bbox length = 3.376e+05 (1.717e+05 1.659e+05) (ext = 1.347e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1516.9MB
*** Finished refinePlace (0:04:34 mem=1516.9M) ***
*** Finished Initial Placement (cpu=0:02:34, real=0:02:36, mem=1514.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1514.68 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1514.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21486  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21486 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21486 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.217904e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       193( 0.29%)        34( 0.05%)         6( 0.01%)   ( 0.35%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        25( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              218( 0.05%)        34( 0.01%)         6( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.63 seconds, mem = 1514.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75796
[NR-eGR]     M2  (2V) length: 1.666824e+05um, number of vias: 115908
[NR-eGR]     M3  (3H) length: 1.914294e+05um, number of vias: 6222
[NR-eGR]     M4  (4V) length: 4.078266e+04um, number of vias: 2342
[NR-eGR]     M5  (5H) length: 3.100040e+04um, number of vias: 760
[NR-eGR]     M6  (6V) length: 8.845915e+03um, number of vias: 9
[NR-eGR]     M7  (7H) length: 3.000000e+00um, number of vias: 3
[NR-eGR]     M8  (8V) length: 6.320000e+01um, number of vias: 0
[NR-eGR] Total length: 4.388069e+05um, number of vias: 201040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.698250e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 1420.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 2:40, real = 0: 2:42, mem = 1416.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1064.9M, totSessionCpu=0:04:35 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1154.8M, totSessionCpu=0:04:42 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1489.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1504.21 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1504.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21486  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21486 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21486 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.269852e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       216( 0.32%)        31( 0.05%)         6( 0.01%)   ( 0.38%) 
[NR-eGR]      M3  (3)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        23( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              246( 0.05%)        31( 0.01%)         6( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75796
[NR-eGR]     M2  (2V) length: 1.689381e+05um, number of vias: 115772
[NR-eGR]     M3  (3H) length: 1.927347e+05um, number of vias: 6574
[NR-eGR]     M4  (4V) length: 4.211284e+04um, number of vias: 2448
[NR-eGR]     M5  (5H) length: 3.100300e+04um, number of vias: 819
[NR-eGR]     M6  (6V) length: 9.291410e+03um, number of vias: 15
[NR-eGR]     M7  (7H) length: 1.620000e+01um, number of vias: 5
[NR-eGR]     M8  (8V) length: 1.624000e+02um, number of vias: 0
[NR-eGR] Total length: 4.442586e+05um, number of vias: 201429
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.810040e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.99 sec, Real: 1.17 sec, Curr Mem: 1505.74 MB )
Extraction called for design 'fullchip' of instances=19430 and nets=22008 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1499.742M)
** Profile ** Start :  cpu=0:00:00.0, mem=1499.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1502.0M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1518)
Total number of fetched objects 21486
End delay calculation. (MEM=1585.21 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1585.21 CPU=0:00:04.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:04:49 mem=1585.2M)
** Profile ** Overall slacks :  cpu=0:00:05.8, mem=1585.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1585.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.986  |
|           TNS (ns):|-12238.4 |
|    Violating Paths:|  7101   |
|          All Paths:|  10184  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    164 (164)     |   -0.468   |    164 (164)     |
|   max_tran     |   1414 (10234)   |  -12.353   |   1414 (10255)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.493%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1585.2M
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1210.2M, totSessionCpu=0:04:50 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1541.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1541.2M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1218.13MB/2689.39MB/1218.13MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1218.14MB/2689.39MB/1218.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1218.15MB/2689.39MB/1218.15MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT)
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 10%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 20%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 30%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 40%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 50%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 60%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 70%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 80%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 90%

Finished Levelizing
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT)

Starting Activity Propagation
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT)
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 10%
2023-Mar-22 17:16:52 (2023-Mar-23 00:16:52 GMT): 20%

Finished Activity Propagation
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1218.61MB/2690.39MB/1218.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT)
 ... Calculating switching power
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 10%
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 20%
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 30%
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 40%
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 17:16:53 (2023-Mar-23 00:16:53 GMT): 60%
2023-Mar-22 17:16:54 (2023-Mar-23 00:16:54 GMT): 70%
2023-Mar-22 17:16:54 (2023-Mar-23 00:16:54 GMT): 80%
2023-Mar-22 17:16:55 (2023-Mar-23 00:16:55 GMT): 90%

Finished Calculating power
2023-Mar-22 17:16:55 (2023-Mar-23 00:16:55 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1218.95MB/2690.39MB/1218.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1218.96MB/2690.39MB/1219.02MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1219.02MB/2690.39MB/1219.02MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1219.03MB/2690.39MB/1219.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 17:16:55 (2023-Mar-23 00:16:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       58.75045725 	   75.1562%
Total Switching Power:      18.49450880 	   23.6590%
Total Leakage Power:         0.92613714 	    1.1848%
Total Power:                78.17110290
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         39.32       2.276       0.334       41.93       53.64
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      19.43       16.22      0.5922       36.24       46.36
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              58.75       18.49      0.9261       78.17         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      58.75       18.49      0.9261       78.17         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U14587 (CKXOR2D4):          0.05163
*              Highest Leakage Power:                    U11212 (FA1D4):        0.0002619
*                Total Cap:      1.41685e-10 F
*                Total instances in design: 19430
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1224.43MB/2696.64MB/1224.54MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -8.986 ns

 371 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        371          0        371

 371 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:07.1 real=0:00:07.0 mem=1595.6M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:58.4/0:10:59.2 (0.5), mem = 1595.6M
(I,S,L,T): WC_VIEW: 57.5437, 17.7016, 0.899116, 76.1444

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1699.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1699.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1699.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1699.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1699.1M)
CPU of: netlist preparation :0:00:00.1 (mem :1699.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1699.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 57.5437, 17.7016, 0.899116, 76.1444
*** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:04.0 (1.0), totSession cpu/real = 0:05:02.3/0:11:03.2 (0.5), mem = 1680.0M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:03.0/0:11:03.8 (0.5), mem = 1616.0M
(I,S,L,T): WC_VIEW: 57.5437, 17.7016, 0.899116, 76.1444
(I,S,L,T): WC_VIEW: 57.5437, 17.7016, 0.899116, 76.1444
*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:05:07.3/0:11:08.2 (0.5), mem = 1616.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:07.3/0:11:08.2 (0.5), mem = 1616.0M
(I,S,L,T): WC_VIEW: 57.5437, 17.7016, 0.899116, 76.1444
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1473| 10855|   -12.49|   203|   203|    -0.49|     0|     0|     0|     0|    -8.99|-12414.44|       0|       0|       0|  49.01|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.54| -1821.48|     170|       4|     170|  49.21| 0:00:03.0|  1689.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.54| -1821.48|       0|       0|       0|  49.21| 0:00:00.0|  1689.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1689.2M) ***

(I,S,L,T): WC_VIEW: 57.3416, 17.7207, 0.904194, 75.9665
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:05:14.4/0:11:15.3 (0.5), mem = 1670.1M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1301.1M, totSessionCpu=0:05:14 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:14.7/0:11:15.6 (0.5), mem = 1632.1M
(I,S,L,T): WC_VIEW: 57.3416, 17.7207, 0.904194, 75.9665
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.542  TNS Slack -1821.479 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.542|-1821.479|    49.21%|   0:00:00.0| 1667.2M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.400|-1001.855|    49.33%|   0:00:13.0| 1742.5M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.280| -952.024|    49.38%|   0:00:04.0| 1745.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.280| -952.024|    49.38%|   0:00:01.0| 1745.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.934| -743.472|    49.78%|   0:00:15.0| 1745.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.912| -731.891|    49.85%|   0:00:09.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.902| -723.602|    49.88%|   0:00:02.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.902| -723.602|    49.88%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.829| -678.829|    50.11%|   0:00:05.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -674.740|    50.14%|   0:00:04.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -674.546|    50.14%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -674.546|    50.14%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -659.315|    50.28%|   0:00:04.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -658.791|    50.29%|   0:00:04.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -658.791|    50.29%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -658.791|    50.29%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -655.146|    50.39%|   0:00:03.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -653.071|    50.40%|   0:00:03.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -653.071|    50.40%|   0:00:02.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -653.071|    50.40%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -649.802|    50.45%|   0:00:02.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -649.728|    50.46%|   0:00:03.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -649.728|    50.46%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -649.728|    50.46%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -647.861|    50.47%|   0:00:01.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.829| -647.861|    50.47%|   0:00:04.0| 1764.6M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:30 real=0:01:31 mem=1764.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:30 real=0:01:31 mem=1764.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.829  TNS Slack -647.861 
(I,S,L,T): WC_VIEW: 59.2369, 18.7408, 0.961585, 78.9393
*** SetupOpt [finish] : cpu/real = 0:01:39.1/0:01:40.4 (1.0), totSession cpu/real = 0:06:53.7/0:12:56.0 (0.5), mem = 1729.5M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.829
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.2/0:12:57.5 (0.5), mem = 1697.6M
(I,S,L,T): WC_VIEW: 59.2369, 18.7408, 0.961585, 78.9393
Reclaim Optimization WNS Slack -0.829  TNS Slack -647.861 Density 50.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.47%|        -|  -0.829|-647.861|   0:00:00.0| 1697.6M|
|    50.43%|       83|  -0.818|-646.596|   0:00:04.0| 1737.3M|
|    50.43%|        5|  -0.818|-646.550|   0:00:01.0| 1737.3M|
|    50.43%|        0|  -0.818|-646.550|   0:00:00.0| 1737.3M|
|    50.43%|        3|  -0.818|-646.550|   0:00:01.0| 1737.3M|
|    50.11%|      638|  -0.818|-654.796|   0:00:06.0| 1737.3M|
|    50.11%|        9|  -0.818|-654.467|   0:00:00.0| 1737.3M|
|    50.11%|        0|  -0.818|-654.467|   0:00:01.0| 1737.3M|
|    50.11%|        0|  -0.818|-654.467|   0:00:00.0| 1737.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.818  TNS Slack -654.467 Density 50.11
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.4) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 59.0423, 18.5537, 0.951569, 78.5476
*** AreaOpt [finish] : cpu/real = 0:00:14.5/0:00:14.6 (1.0), totSession cpu/real = 0:07:09.7/0:13:12.1 (0.5), mem = 1737.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1662.21M, totSessionCpu=0:07:10).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1677.09 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21688 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21688 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.226778e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       175( 0.26%)        32( 0.05%)         5( 0.01%)   ( 0.31%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        28( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              203( 0.04%)        32( 0.01%)         5( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1684.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.6, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.442e+05 (1.84e+05 1.60e+05)
              Est.  stn bbox = 4.258e+05 (2.23e+05 2.03e+05)
              cpu = 0:00:15.4 real = 0:00:15.0 mem = 1798.3M
Iteration  8: Total net bbox = 3.504e+05 (1.86e+05 1.64e+05)
              Est.  stn bbox = 4.343e+05 (2.26e+05 2.08e+05)
              cpu = 0:00:27.6 real = 0:00:28.0 mem = 1782.3M
Iteration  9: Total net bbox = 3.502e+05 (1.86e+05 1.64e+05)
              Est.  stn bbox = 4.335e+05 (2.26e+05 2.07e+05)
              cpu = 0:00:43.3 real = 0:00:44.0 mem = 1785.0M
Iteration 10: Total net bbox = 3.621e+05 (1.92e+05 1.70e+05)
              Est.  stn bbox = 4.450e+05 (2.32e+05 2.13e+05)
              cpu = 0:00:16.8 real = 0:00:16.0 mem = 1794.0M
Iteration 11: Total net bbox = 3.669e+05 (1.94e+05 1.73e+05)
              Est.  stn bbox = 4.496e+05 (2.34e+05 2.16e+05)
              cpu = 0:00:10.6 real = 0:00:10.0 mem = 1794.8M
Move report: Timing Driven Placement moves 19637 insts, mean move: 8.93 um, max move: 66.94 um
	Max move on inst (FE_OFC313_core_instance_array_out_60): (305.80, 343.00) --> (345.06, 315.32)

Finished Incremental Placement (cpu=0:02:04, real=0:02:03, mem=1792.6M)
*** Starting refinePlace (0:09:15 mem=1794.8M) ***
Total net bbox length = 3.656e+05 (1.923e+05 1.733e+05) (ext = 1.267e+04)
Move report: Detail placement moves 19637 insts, mean move: 0.95 um, max move: 21.31 um
	Max move on inst (FE_OFC412_core_instance_mac_array_instance_q_temp_266): (215.44, 362.96) --> (236.60, 362.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1794.8MB
Summary Report:
Instances move: 19637 (out of 19637 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 21.31 um (Instance: FE_OFC412_core_instance_mac_array_instance_q_temp_266) (215.445, 362.959) -> (236.6, 362.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.536e+05 (1.794e+05 1.742e+05) (ext = 1.267e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1794.8MB
*** Finished refinePlace (0:09:18 mem=1794.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1794.77 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1794.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21693 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.331394e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       164( 0.24%)        10( 0.01%)   ( 0.26%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              188( 0.04%)        10( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.58 seconds, mem = 1794.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 76210
[NR-eGR]     M2  (2V) length: 1.727308e+05um, number of vias: 117536
[NR-eGR]     M3  (3H) length: 1.952319e+05um, number of vias: 6205
[NR-eGR]     M4  (4V) length: 4.203408e+04um, number of vias: 2326
[NR-eGR]     M5  (5H) length: 3.173910e+04um, number of vias: 673
[NR-eGR]     M6  (6V) length: 7.970200e+03um, number of vias: 16
[NR-eGR]     M7  (7H) length: 9.240000e+01um, number of vias: 8
[NR-eGR]     M8  (8V) length: 3.040000e+02um, number of vias: 0
[NR-eGR] Total length: 4.501024e+05um, number of vias: 202974
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.713490e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.56 seconds, mem = 1760.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:09, real=0:02:10)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1758.6M)
Extraction called for design 'fullchip' of instances=19637 and nets=22215 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1758.559M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:45, real = 0:04:47, mem = 1288.3M, totSessionCpu=0:09:21 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1686.59)
Total number of fetched objects 21693
End delay calculation. (MEM=1745.8 CPU=0:00:03.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1745.8 CPU=0:00:04.4 REAL=0:00:05.0)
*** Timing NOT met, worst failing slack is -0.870
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:29.3/0:15:31.9 (0.6), mem = 1745.8M
(I,S,L,T): WC_VIEW: 59.0495, 18.7462, 0.951569, 78.7472
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.870 TNS Slack -666.766 Density 50.11
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.056|  -2.908|
|reg2reg   |-0.870|-663.858|
|HEPG      |-0.870|-663.858|
|All Paths |-0.870|-666.766|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.870|   -0.870|-663.858| -666.766|    50.11%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.855|   -0.855|-662.680| -665.588|    50.11%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.789|   -0.789|-661.677| -664.585|    50.11%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.774|   -0.774|-661.535| -664.443|    50.12%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.751|   -0.751|-654.777| -657.685|    50.13%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.751|   -0.751|-654.277| -657.185|    50.13%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.743|   -0.743|-653.654| -656.562|    50.14%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.733|   -0.733|-649.307| -652.215|    50.14%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.728|   -0.728|-646.707| -649.615|    50.15%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.723|   -0.723|-644.171| -647.078|    50.17%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.719|   -0.719|-643.586| -646.494|    50.17%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.714|   -0.714|-639.569| -642.477|    50.20%|   0:00:00.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-636.164| -639.072|    50.21%|   0:00:01.0| 1783.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.706|   -0.706|-633.105| -636.013|    50.21%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.705|   -0.705|-632.544| -635.452|    50.22%|   0:00:01.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.705|   -0.705|-632.187| -635.095|    50.22%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.702|   -0.702|-631.710| -634.618|    50.23%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.700|   -0.700|-630.766| -633.674|    50.23%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.700|   -0.700|-629.943| -632.851|    50.24%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.700|   -0.700|-629.531| -632.439|    50.24%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.695|   -0.695|-629.254| -632.162|    50.25%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.695|   -0.695|-625.967| -628.875|    50.26%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.694|   -0.694|-625.911| -628.819|    50.26%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.694|   -0.694|-625.804| -628.711|    50.28%|   0:00:01.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.688|   -0.688|-624.572| -627.480|    50.29%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.688|   -0.688|-621.745| -624.653|    50.32%|   0:00:01.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.688|   -0.688|-620.497| -623.405|    50.34%|   0:00:01.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.688|   -0.688|-620.370| -623.278|    50.34%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.683|   -0.683|-620.164| -623.072|    50.35%|   0:00:00.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.683|   -0.683|-616.186| -619.094|    50.37%|   0:00:02.0| 1791.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.681|   -0.681|-615.119| -618.027|    50.41%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.679|   -0.679|-614.347| -617.255|    50.42%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.676|   -0.676|-613.043| -615.951|    50.43%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.675|   -0.675|-612.613| -615.521|    50.43%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.675|   -0.675|-611.930| -614.838|    50.44%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.676|   -0.676|-609.852| -612.760|    50.49%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.673|   -0.673|-609.778| -612.686|    50.49%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.673|   -0.673|-608.761| -611.669|    50.50%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.673|   -0.673|-608.529| -611.437|    50.52%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.670|   -0.670|-608.340| -611.248|    50.52%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.670|   -0.670|-608.121| -611.029|    50.53%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.667|   -0.667|-606.891| -609.799|    50.57%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.667|   -0.667|-605.916| -608.823|    50.59%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.665|   -0.665|-605.076| -607.984|    50.61%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.665|   -0.665|-604.590| -607.498|    50.62%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.664|   -0.664|-603.681| -606.589|    50.66%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.662|   -0.662|-603.524| -606.432|    50.67%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.661|   -0.661|-602.776| -605.683|    50.68%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.660|   -0.660|-602.181| -605.089|    50.72%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.660|   -0.660|-601.312| -604.220|    50.72%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.658|   -0.658|-600.616| -603.524|    50.76%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.658|   -0.658|-600.268| -603.176|    50.76%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.654|   -0.654|-598.795| -601.703|    50.82%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.654|   -0.654|-597.994| -600.902|    50.83%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.654|   -0.654|-597.870| -600.778|    50.83%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.652|   -0.652|-596.367| -599.275|    50.90%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.652|   -0.652|-595.873| -598.781|    50.90%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.651|   -0.651|-594.433| -597.341|    50.95%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.651|   -0.651|-594.341| -597.249|    50.95%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.649|   -0.649|-594.179| -597.087|    50.98%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.649|   -0.649|-594.063| -596.971|    50.98%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.648|   -0.648|-593.638| -596.546|    51.00%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.647|   -0.647|-593.434| -596.342|    51.02%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.647|   -0.647|-591.650| -594.558|    51.04%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.647|   -0.647|-591.599| -594.507|    51.04%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-590.910| -593.818|    51.09%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-590.326| -593.234|    51.10%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-590.007| -592.915|    51.13%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-589.790| -592.698|    51.13%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-589.253| -592.161|    51.15%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.645|   -0.645|-587.265| -590.173|    51.18%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.645|   -0.645|-586.917| -589.825|    51.19%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.645|   -0.645|-584.244| -587.152|    51.28%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-582.503| -585.411|    51.30%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-581.228| -584.136|    51.38%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-580.326| -583.234|    51.39%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-578.940| -581.848|    51.44%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-578.803| -581.711|    51.44%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.645|   -0.645|-577.339| -580.247|    51.51%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.645|   -0.645|-576.573| -579.481|    51.54%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.645|   -0.645|-574.471| -577.379|    51.63%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-573.401| -576.311|    51.64%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-571.697| -574.607|    51.73%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.645|   -0.645|-571.170| -574.080|    51.75%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.645|   -0.645|-569.699| -572.609|    51.83%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.645|   -0.645|-569.107| -572.016|    51.85%|   0:00:03.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-568.548| -571.484|    51.85%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-568.468| -571.404|    51.85%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-567.179| -570.115|    51.97%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-566.991| -569.927|    51.99%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-566.789| -569.726|    52.00%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-566.218| -569.154|    52.04%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-566.172| -569.109|    52.05%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-564.597| -567.534|    52.07%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-564.529| -567.465|    52.08%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-563.570| -566.507|    52.15%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-562.940| -565.876|    52.15%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.645|   -0.645|-562.383| -565.320|    52.19%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-562.301| -565.238|    52.20%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-562.183| -565.120|    52.26%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-562.065| -565.002|    52.27%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-561.568| -564.504|    52.29%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.645|   -0.645|-561.294| -564.231|    52.31%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.645|   -0.645|-560.750| -563.687|    52.33%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.645|   -0.645|-560.253| -563.190|    52.35%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-560.153| -563.090|    52.36%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-559.938| -562.874|    52.36%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.645|   -0.645|-559.874| -562.810|    52.36%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.645|   -0.645|-559.659| -562.595|    52.39%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.645|   -0.645|-559.471| -562.407|    52.41%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-559.276| -562.213|    52.42%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-559.267| -562.203|    52.42%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-558.296| -561.232|    52.46%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-557.498| -560.435|    52.48%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.645|   -0.645|-556.451| -559.388|    52.49%|   0:00:02.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-556.429| -559.366|    52.49%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.934| -558.870|    52.53%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.666| -558.603|    52.54%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.523| -558.460|    52.55%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.431| -558.367|    52.58%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.093| -558.030|    52.58%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-555.060| -557.997|    52.61%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-554.893| -557.829|    52.62%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.645|   -0.645|-553.896| -556.833|    52.63%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.805| -556.742|    52.63%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.774| -556.711|    52.64%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.473| -556.410|    52.65%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.472| -556.409|    52.65%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.280| -556.217|    52.68%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-553.013| -555.950|    52.68%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-552.945| -555.882|    52.69%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.645|   -0.645|-552.839| -555.776|    52.69%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-552.763| -555.699|    52.71%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-552.755| -555.691|    52.72%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-552.113| -555.050|    52.72%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-551.929| -554.866|    52.73%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-551.501| -554.438|    52.75%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-551.490| -554.427|    52.75%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-551.361| -554.298|    52.76%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.645|   -0.645|-551.276| -554.213|    52.76%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.645|   -0.645|-551.145| -554.082|    52.77%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.645|   -0.645|-550.623| -553.560|    52.77%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-550.438| -553.375|    52.79%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-550.419| -553.356|    52.80%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.645|   -0.645|-549.712| -552.648|    52.80%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.645|   -0.645|-549.708| -552.644|    52.80%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.645|   -0.645|-549.670| -552.607|    52.81%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.645|   -0.645|-548.419| -551.355|    52.81%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.645|   -0.645|-547.024| -549.961|    52.81%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.645|   -0.645|-546.954| -549.891|    52.81%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.645|   -0.645|-546.771| -549.708|    52.83%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-546.721| -549.658|    52.83%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-546.513| -549.450|    52.83%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.645|   -0.645|-546.299| -549.236|    52.83%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.645|   -0.645|-546.174| -549.110|    52.84%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.645|   -0.645|-545.502| -548.439|    52.84%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.645|   -0.645|-545.442| -548.379|    52.85%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.645|   -0.645|-545.406| -548.343|    52.85%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.645|   -0.645|-544.839| -547.776|    52.86%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-544.800| -547.737|    52.86%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-544.710| -547.646|    52.87%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-544.666| -547.602|    52.88%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.645|   -0.645|-544.294| -547.230|    52.88%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.645|   -0.645|-544.209| -547.146|    52.89%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.645|   -0.645|-544.201| -547.138|    52.89%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.645|   -0.645|-544.174| -547.110|    52.89%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.645|   -0.645|-543.664| -546.601|    52.89%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.645|   -0.645|-542.477| -545.414|    52.90%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.645|   -0.645|-542.311| -545.247|    52.90%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.645|   -0.645|-541.958| -544.895|    52.91%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.645|   -0.645|-541.855| -544.792|    52.91%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.645|   -0.645|-541.773| -544.710|    52.91%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.645|   -0.645|-541.378| -544.314|    52.91%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.645|   -0.645|-541.325| -544.261|    52.91%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.645|   -0.645|-541.324| -544.261|    52.91%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.645|   -0.645|-541.318| -544.254|    52.92%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.645|   -0.645|-540.615| -543.552|    52.92%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.645|   -0.645|-539.791| -542.727|    52.93%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.645|   -0.645|-539.757| -542.694|    52.93%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.645|   -0.645|-539.727| -542.664|    52.93%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.645|   -0.645|-539.312| -542.249|    52.93%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.645|   -0.645|-539.279| -542.216|    52.94%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.645|   -0.645|-539.088| -542.025|    52.94%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.645|   -0.645|-539.051| -541.988|    52.94%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.645|   -0.645|-538.762| -541.698|    52.94%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.645|   -0.645|-537.932| -540.869|    52.95%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-537.592| -540.529|    52.95%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.645|   -0.645|-537.053| -539.990|    52.95%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.645|   -0.645|-536.534| -539.470|    52.96%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.645|   -0.645|-536.520| -539.457|    52.96%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.645|   -0.645|-536.458| -539.395|    52.96%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.645|   -0.645|-536.379| -539.316|    52.97%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.645|   -0.645|-536.323| -539.259|    52.97%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.645|   -0.645|-536.070| -539.007|    52.97%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-535.900| -538.837|    52.97%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-535.750| -538.686|    52.97%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-535.720| -538.657|    52.97%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-535.682| -538.619|    52.98%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-534.881| -537.817|    52.98%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.645|   -0.645|-534.454| -537.391|    52.98%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.645|   -0.645|-534.336| -537.273|    52.98%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.645|   -0.645|-534.190| -537.127|    52.99%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.645|   -0.645|-534.129| -537.066|    52.99%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.645|   -0.645|-534.060| -536.996|    53.00%|   0:00:00.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.645|   -0.645|-534.060| -536.996|    53.00%|   0:00:01.0| 1783.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:02:02 mem=1783.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:51 real=0:02:02 mem=1783.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.056|  -2.937|
|reg2reg   |-0.645|-534.060|
|HEPG      |-0.645|-534.060|
|All Paths |-0.645|-536.996|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.645 TNS Slack -536.996 Density 53.00
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:30.1/0:17:44.0 (0.6), mem = 1783.6M
(I,S,L,T): WC_VIEW: 61.3043, 20.2499, 1.03154, 82.5858
Reclaim Optimization WNS Slack -0.645  TNS Slack -536.996 Density 53.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.00%|        -|  -0.645|-536.996|   0:00:00.0| 1783.6M|
|    52.98%|       13|  -0.647|-538.341|   0:00:02.0| 1783.6M|
|    52.68%|      578|  -0.647|-543.691|   0:00:06.0| 1783.6M|
|    52.68%|        2|  -0.647|-543.691|   0:00:00.0| 1783.6M|
|    52.68%|        0|  -0.647|-543.691|   0:00:00.0| 1783.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.647  TNS Slack -543.691 Density 52.68
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 61.072, 20.1169, 1.02175, 82.2107
*** AreaOpt [finish] : cpu/real = 0:00:09.7/0:00:09.9 (1.0), totSession cpu/real = 0:11:39.9/0:17:53.8 (0.7), mem = 1783.6M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1783.60M, totSessionCpu=0:11:40).
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -543.691 Density 52.68
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.056|  -2.937|
|reg2reg   |-0.647|-540.754|
|HEPG      |-0.647|-540.754|
|All Paths |-0.647|-543.691|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:01 real=0:02:13 mem=1783.6M) ***

(I,S,L,T): WC_VIEW: 61.072, 20.1169, 1.02175, 82.2107
*** SetupOpt [finish] : cpu/real = 0:02:11.1/0:02:22.4 (0.9), totSession cpu/real = 0:11:40.4/0:17:54.4 (0.7), mem = 1748.5M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1721.39 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1721.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=22722  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22720 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22720 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.379796e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       230( 0.34%)         9( 0.01%)        16( 0.02%)        10( 0.01%)   ( 0.39%) 
[NR-eGR]      M3  (3)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        28( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              265( 0.06%)         9( 0.00%)        16( 0.00%)        10( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 0.59 seconds, mem = 1729.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.1, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.597e+05 (1.89e+05 1.71e+05)
              Est.  stn bbox = 4.429e+05 (2.28e+05 2.15e+05)
              cpu = 0:00:16.3 real = 0:00:16.0 mem = 1833.9M
Iteration  8: Total net bbox = 3.627e+05 (1.90e+05 1.73e+05)
              Est.  stn bbox = 4.475e+05 (2.30e+05 2.18e+05)
              cpu = 0:00:27.1 real = 0:00:27.0 mem = 1817.9M
Iteration  9: Total net bbox = 3.643e+05 (1.91e+05 1.73e+05)
              Est.  stn bbox = 4.491e+05 (2.31e+05 2.18e+05)
              cpu = 0:00:48.2 real = 0:00:48.0 mem = 1814.9M
Iteration 10: Total net bbox = 3.769e+05 (1.98e+05 1.79e+05)
              Est.  stn bbox = 4.612e+05 (2.37e+05 2.24e+05)
              cpu = 0:00:17.8 real = 0:00:18.0 mem = 1815.9M
Iteration 11: Total net bbox = 3.807e+05 (1.99e+05 1.82e+05)
              Est.  stn bbox = 4.646e+05 (2.38e+05 2.26e+05)
              cpu = 0:00:09.8 real = 0:00:10.0 mem = 1818.5M
Move report: Timing Driven Placement moves 20697 insts, mean move: 10.36 um, max move: 101.37 um
	Max move on inst (FE_OCPC870_core_instance_mac_array_instance_q_temp_388): (238.40, 334.00) --> (248.65, 425.12)

Finished Incremental Placement (cpu=0:02:10, real=0:02:11, mem=1816.3M)
*** Starting refinePlace (0:13:52 mem=1818.5M) ***
Total net bbox length = 3.801e+05 (1.978e+05 1.822e+05) (ext = 1.282e+04)
Move report: Detail placement moves 20697 insts, mean move: 0.93 um, max move: 28.81 um
	Max move on inst (FE_OFC405_core_instance_mac_array_instance_q_temp_281): (224.44, 352.17) --> (195.80, 352.00)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1818.5MB
Summary Report:
Instances move: 20697 (out of 20697 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 28.81 um (Instance: FE_OFC405_core_instance_mac_array_instance_q_temp_281) (224.437, 352.17) -> (195.8, 352)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.672e+05 (1.839e+05 1.833e+05) (ext = 1.282e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1818.5MB
*** Finished refinePlace (0:13:55 mem=1818.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1818.49 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1818.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=22722  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22722 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22722 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.463550e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       132( 0.20%)        10( 0.01%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              146( 0.03%)        10( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.59 seconds, mem = 1818.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 78998
[NR-eGR]     M2  (2V) length: 1.814551e+05um, number of vias: 121476
[NR-eGR]     M3  (3H) length: 2.013893e+05um, number of vias: 5860
[NR-eGR]     M4  (4V) length: 4.176457e+04um, number of vias: 2094
[NR-eGR]     M5  (5H) length: 3.092050e+04um, number of vias: 650
[NR-eGR]     M6  (6V) length: 7.769865e+03um, number of vias: 11
[NR-eGR]     M7  (7H) length: 6.840000e+01um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.024000e+02um, number of vias: 0
[NR-eGR] Total length: 4.635701e+05um, number of vias: 209093
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.705690e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.58 seconds, mem = 1797.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:16, real=0:02:16)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1795.3M)
Extraction called for design 'fullchip' of instances=20697 and nets=23244 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1795.277M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:23, real = 0:09:36, mem = 1313.9M, totSessionCpu=0:13:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1734.47)
Total number of fetched objects 22722
End delay calculation. (MEM=1793.68 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1793.68 CPU=0:00:04.6 REAL=0:00:05.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.702
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:05.5/0:20:19.7 (0.7), mem = 1793.7M
(I,S,L,T): WC_VIEW: 61.0822, 20.4634, 1.02175, 82.5674
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.702 TNS Slack -585.257 Density 52.68
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.055|  -2.096|
|reg2reg   |-0.702|-583.161|
|HEPG      |-0.702|-583.161|
|All Paths |-0.702|-585.257|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.702|   -0.702|-583.161| -585.257|    52.68%|   0:00:00.0| 1831.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.692|   -0.692|-582.160| -584.256|    52.68%|   0:00:00.0| 1831.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.682|   -0.682|-582.226| -584.322|    52.68%|   0:00:01.0| 1831.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.670|   -0.670|-580.419| -582.515|    52.69%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.660|   -0.660|-576.537| -578.634|    52.69%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.655|   -0.655|-574.713| -576.809|    52.69%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.646|   -0.646|-573.127| -575.223|    52.69%|   0:00:08.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.638|   -0.638|-571.418| -573.514|    52.70%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.633|   -0.633|-568.453| -570.549|    52.72%|   0:00:29.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.628|   -0.628|-566.317| -568.413|    52.72%|   0:00:32.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.628|   -0.628|-564.058| -566.154|    52.74%|   0:00:21.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.627|   -0.627|-563.552| -565.648|    52.74%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.627|   -0.627|-563.510| -565.606|    52.74%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.622|   -0.622|-563.241| -565.337|    52.75%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.620|   -0.620|-562.266| -564.362|    52.76%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.620|   -0.620|-561.837| -563.933|    52.76%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.620|   -0.620|-561.804| -563.900|    52.76%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.617|   -0.617|-560.792| -562.889|    52.79%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.617|   -0.617|-559.701| -561.797|    52.80%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.617|   -0.617|-559.383| -561.479|    52.80%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.613|   -0.613|-558.690| -560.786|    52.83%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.613|   -0.613|-558.024| -560.120|    52.84%|   0:00:10.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.613|   -0.613|-557.385| -559.482|    52.84%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.612|   -0.612|-556.341| -558.437|    52.88%|   0:00:03.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.612|   -0.612|-555.515| -557.612|    52.88%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.608|   -0.608|-554.700| -556.796|    52.89%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.605|   -0.605|-553.118| -555.214|    52.90%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.605|   -0.605|-551.915| -554.011|    52.91%|   0:00:03.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.605|   -0.605|-551.914| -554.011|    52.91%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.605|   -0.605|-551.699| -553.795|    52.91%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.603|   -0.603|-550.200| -552.296|    52.96%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.603|   -0.603|-549.719| -551.815|    52.97%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.603|   -0.603|-549.702| -551.798|    52.97%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.600|   -0.600|-548.600| -550.696|    53.00%|   0:00:04.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.600|   -0.600|-547.781| -549.879|    53.01%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.600|   -0.600|-547.764| -549.862|    53.01%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.600|   -0.600|-546.501| -548.599|    53.07%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.597|   -0.597|-546.243| -548.341|    53.07%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.597|   -0.597|-545.994| -548.092|    53.08%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.596|   -0.596|-545.438| -547.536|    53.10%|   0:00:03.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.596|   -0.596|-545.201| -547.299|    53.10%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.595|   -0.595|-545.031| -547.129|    53.13%|   0:00:03.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.595|   -0.595|-544.854| -546.952|    53.13%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.593|   -0.593|-544.159| -546.257|    53.15%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.593|   -0.593|-544.041| -546.139|    53.16%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.593|   -0.593|-544.028| -546.126|    53.16%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.591|   -0.591|-543.597| -545.695|    53.19%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.591|   -0.591|-543.371| -545.469|    53.19%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.589|   -0.589|-542.671| -544.769|    53.22%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.589|   -0.589|-541.687| -543.785|    53.23%|   0:00:03.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.588|   -0.588|-540.932| -543.030|    53.27%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.588|   -0.588|-539.857| -541.956|    53.28%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.588|   -0.588|-539.855| -541.955|    53.28%|   0:00:00.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.586|   -0.586|-539.524| -541.624|    53.29%|   0:00:01.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.586|-539.167| -541.267|    53.30%|   0:00:02.0| 1839.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.584|   -0.584|-538.755| -540.855|    53.32%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.584|   -0.584|-538.735| -540.834|    53.32%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.583|   -0.583|-537.267| -539.367|    53.37%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.583|   -0.583|-536.890| -538.989|    53.36%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.581|   -0.581|-536.616| -538.715|    53.40%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.581|   -0.581|-535.021| -537.120|    53.40%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.580|   -0.580|-534.628| -536.728|    53.45%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.580|   -0.580|-534.125| -536.224|    53.44%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.580|   -0.580|-534.014| -536.114|    53.44%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.578|   -0.578|-533.562| -535.661|    53.49%|   0:00:06.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.579|   -0.579|-533.458| -535.557|    53.49%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.579|   -0.579|-533.419| -535.518|    53.49%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.577|   -0.577|-532.509| -534.608|    53.53%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.577|   -0.577|-532.362| -534.461|    53.53%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.577|   -0.577|-531.908| -534.008|    53.56%|   0:00:05.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.577|   -0.577|-531.819| -533.919|    53.57%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.576|   -0.576|-531.412| -533.512|    53.60%|   0:00:06.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.575|   -0.575|-530.737| -532.837|    53.63%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.576|   -0.576|-530.643| -532.743|    53.63%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.575|   -0.575|-529.832| -531.932|    53.66%|   0:00:05.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.577|   -0.577|-529.689| -531.789|    53.68%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.575|   -0.575|-529.604| -531.704|    53.68%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.575|   -0.575|-529.554| -531.654|    53.68%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.575|   -0.575|-529.516| -531.616|    53.68%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.574|   -0.574|-529.412| -531.512|    53.69%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.572|   -0.572|-528.466| -530.566|    53.70%|   0:00:14.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.572|   -0.572|-528.123| -530.224|    53.70%|   0:00:09.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.572|   -0.572|-528.045| -530.145|    53.70%|   0:00:07.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.571|   -0.571|-527.534| -529.634|    53.74%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.570|   -0.570|-527.084| -529.184|    53.74%|   0:00:07.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.570|   -0.570|-526.537| -528.637|    53.73%|   0:00:06.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.570|   -0.570|-526.354| -528.453|    53.73%|   0:00:10.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.569|   -0.569|-526.129| -528.229|    53.76%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.568|   -0.568|-525.324| -527.424|    53.78%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.568|   -0.568|-524.570| -526.670|    53.78%|   0:00:25.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.568|   -0.568|-524.494| -526.594|    53.78%|   0:00:07.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.567|   -0.567|-524.245| -526.345|    53.81%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.566|   -0.566|-523.960| -526.060|    53.81%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.566|   -0.566|-523.858| -525.958|    53.81%|   0:00:12.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.566|   -0.566|-523.896| -525.996|    53.84%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.565|   -0.565|-522.948| -525.049|    53.85%|   0:00:20.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.564|   -0.564|-522.472| -524.572|    53.85%|   0:00:14.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.564|   -0.564|-521.951| -524.051|    53.85%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.563|   -0.563|-521.302| -523.402|    53.89%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.562|   -0.562|-520.613| -522.713|    53.92%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.562|   -0.562|-520.491| -522.591|    53.92%|   0:00:06.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.562|   -0.562|-520.385| -522.484|    53.92%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.561|   -0.561|-520.268| -522.368|    53.92%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.560|   -0.560|-520.022| -522.122|    53.93%|   0:00:15.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.560|   -0.560|-519.595| -521.695|    53.93%|   0:00:13.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.559|   -0.559|-519.516| -521.616|    53.96%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.560|   -0.560|-519.513| -521.613|    53.96%|   0:00:16.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.558|   -0.558|-519.077| -521.177|    53.97%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.558|   -0.558|-518.652| -520.752|    53.97%|   0:00:18.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.558|   -0.558|-518.432| -520.531|    53.97%|   0:00:28.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-518.401| -520.501|    53.97%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.559|   -0.559|-517.708| -519.808|    54.00%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.558|   -0.558|-517.496| -519.596|    54.01%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-517.325| -519.424|    54.02%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-517.289| -519.388|    54.02%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-517.247| -519.347|    54.03%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-517.229| -519.329|    54.03%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-516.996| -519.096|    54.05%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.558|   -0.558|-516.996| -519.096|    54.08%|   0:00:02.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:40 real=0:07:46 mem=1830.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.055|   -0.558|  -2.100| -519.096|    54.08%|   0:00:00.0| 1830.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.039|   -0.558|  -1.741| -518.737|    54.08%|   0:00:01.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_76_/D        |
|  -0.040|   -0.558|  -1.658| -518.654|    54.08%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_76_/D        |
|  -0.030|   -0.558|  -1.610| -518.606|    54.08%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory4_reg_42_/E  |
|  -0.018|   -0.558|  -0.564| -517.560|    54.08%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_50_/D            |
|  -0.011|   -0.558|  -0.030| -517.026|    54.09%|   0:00:01.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_35_/D        |
|   0.000|   -0.558|   0.000| -516.996|    54.09%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|   0.008|   -0.558|   0.000| -516.996|    54.09%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_49_/D            |
|   0.017|   -0.558|   0.000| -516.996|    54.09%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_56_/D        |
|   0.017|   -0.558|   0.000| -516.996|    54.09%|   0:00:00.0| 1887.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_56_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1887.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:42 real=0:07:48 mem=1887.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.558|-516.996|
|HEPG      |-0.558|-516.996|
|All Paths |-0.558|-516.996|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -516.996 Density 54.09
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:57.6/0:28:18.3 (0.8), mem = 1887.2M
(I,S,L,T): WC_VIEW: 62.3369, 21.3409, 1.06195, 84.7397
Reclaim Optimization WNS Slack -0.558  TNS Slack -516.996 Density 54.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.09%|        -|  -0.558|-516.996|   0:00:01.0| 1887.2M|
|    54.05%|       42|  -0.558|-516.966|   0:00:01.0| 1887.2M|
|    53.86%|      415|  -0.557|-516.520|   0:00:06.0| 1887.2M|
|    53.86%|        1|  -0.557|-516.519|   0:00:01.0| 1887.2M|
|    53.86%|        0|  -0.557|-516.519|   0:00:00.0| 1887.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.556  TNS Slack -516.519 Density 53.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 173 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 62.1648, 21.2239, 1.05461, 84.4433
*** AreaOpt [finish] : cpu/real = 0:00:09.7/0:00:09.8 (1.0), totSession cpu/real = 0:22:07.3/0:28:28.1 (0.8), mem = 1887.2M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1828.21M, totSessionCpu=0:22:07).
*** Starting refinePlace (0:22:08 mem=1828.2M) ***
Total net bbox length = 3.698e+05 (1.858e+05 1.840e+05) (ext = 1.282e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1828.2MB
Move report: Detail placement moves 2944 insts, mean move: 0.69 um, max move: 4.60 um
	Max move on inst (FE_RC_1794_0): (243.40, 397.00) --> (244.40, 400.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1830.9MB
Summary Report:
Instances move: 2944 (out of 20929 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 4.60 um (Instance: FE_RC_1794_0) (243.4, 397) -> (244.4, 400.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 3.707e+05 (1.865e+05 1.843e+05) (ext = 1.282e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1830.9MB
*** Finished refinePlace (0:22:08 mem=1830.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1830.9M)


Density : 0.5386
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1830.9M) ***
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -516.519 Density 53.86
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.556|-516.519|
|HEPG      |-0.556|-516.519|
|All Paths |-0.556|-516.519|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.556|   -0.556|-516.519| -516.519|    53.86%|   0:00:00.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.554|   -0.554|-514.403| -514.403|    53.87%|   0:03:36.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.556|   -0.556|-513.776| -513.776|    53.87%|   0:02:13.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.553|   -0.553|-513.708| -513.708|    53.87%|   0:00:01.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.553|   -0.553|-513.608| -513.608|    53.88%|   0:00:17.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.553|   -0.553|-513.352| -513.352|    53.88%|   0:00:49.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.548|   -0.548|-511.431| -511.431|    54.03%|   0:00:03.0| 1830.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.548|   -0.548|-510.608| -510.608|    54.03%|   0:02:59.0| 1844.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.548|   -0.548|-510.417| -510.417|    54.04%|   0:00:17.0| 1844.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.547|   -0.547|-510.026| -510.026|    54.25%|   0:00:06.0| 1845.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.547|   -0.547|-509.778| -509.778|    54.25%|   0:01:05.0| 1851.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.547|   -0.547|-509.681| -509.681|    54.25%|   0:00:06.0| 1851.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.544|   -0.544|-508.520| -508.520|    54.38%|   0:00:02.0| 1851.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.544|   -0.544|-507.228| -507.228|    54.38%|   0:01:48.0| 1863.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.544|   -0.544|-506.992| -506.992|    54.38%|   0:00:02.0| 1863.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.542|   -0.542|-506.292| -506.292|    54.53%|   0:00:05.0| 1863.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.542|   -0.542|-505.501| -505.501|    54.53%|   0:01:00.0| 1868.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.542|   -0.542|-505.355| -505.355|    54.53%|   0:00:06.0| 1868.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.539|   -0.539|-503.401| -503.401|    54.64%|   0:00:06.0| 1868.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.539|   -0.539|-502.566| -502.566|    54.63%|   0:01:25.0| 1880.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.539|   -0.539|-502.233| -502.233|    54.63%|   0:00:07.0| 1880.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.536|   -0.536|-501.436| -501.436|    54.79%|   0:00:04.0| 1880.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.536|   -0.536|-500.864| -500.864|    54.78%|   0:01:52.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.536|   -0.536|-500.363| -500.363|    54.79%|   0:00:05.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.535|   -0.535|-499.818| -499.818|    54.98%|   0:00:12.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.535|   -0.535|-499.691| -499.691|    54.98%|   0:00:32.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.535|   -0.535|-499.580| -499.580|    54.99%|   0:00:04.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.532|   -0.532|-498.329| -498.329|    55.09%|   0:00:09.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.532|   -0.532|-498.224| -498.224|    55.10%|   0:00:03.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.531|   -0.531|-497.993| -497.993|    55.25%|   0:00:09.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.531|   -0.531|-497.936| -497.936|    55.25%|   0:00:01.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.530|   -0.530|-497.212| -497.212|    55.35%|   0:00:13.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-497.173| -497.173|    55.35%|   0:00:02.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-496.819| -496.819|    55.40%|   0:00:05.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-496.471| -496.471|    55.46%|   0:00:04.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-496.181| -496.181|    55.54%|   0:00:05.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-496.024| -496.024|    55.55%|   0:00:03.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-496.014| -496.014|    55.55%|   0:00:01.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-495.931| -495.931|    55.57%|   0:00:01.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-495.917| -495.917|    55.59%|   0:00:01.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.530|   -0.530|-495.923| -495.923|    55.60%|   0:00:00.0| 1892.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:19:59 real=0:19:59 mem=1892.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:19:59 real=0:19:59 mem=1892.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.530|-495.923|
|HEPG      |-0.530|-495.923|
|All Paths |-0.530|-495.923|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -495.923 Density 55.60
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:07.9/0:48:29.6 (0.9), mem = 1892.9M
(I,S,L,T): WC_VIEW: 63.5515, 22.3832, 1.10493, 87.0396
Reclaim Optimization WNS Slack -0.530  TNS Slack -495.923 Density 55.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.60%|        -|  -0.530|-495.923|   0:00:00.0| 1892.9M|
|    55.55%|       28|  -0.530|-495.907|   0:00:02.0| 1892.9M|
|    55.36%|      461|  -0.529|-495.075|   0:00:06.0| 1892.9M|
|    55.36%|        0|  -0.529|-495.075|   0:00:00.0| 1894.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.529  TNS Slack -495.075 Density 55.36
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 63.3786, 22.2755, 1.09685, 86.7509
*** AreaOpt [finish] : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:42:17.7/0:48:39.5 (0.9), mem = 1894.1M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1894.06M, totSessionCpu=0:42:18).
*** Starting refinePlace (0:42:18 mem=1894.1M) ***
Total net bbox length = 3.761e+05 (1.897e+05 1.865e+05) (ext = 1.282e+04)
Move report: Timing Driven Placement moves 515 insts, mean move: 3.78 um, max move: 21.00 um
	Max move on inst (FE_RC_1799_0): (286.00, 136.00) --> (301.60, 130.60)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1950.5MB
Move report: Detail placement moves 5349 insts, mean move: 0.84 um, max move: 6.60 um
	Max move on inst (FE_RC_2671_0): (216.40, 343.00) --> (213.40, 339.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1950.5MB
Summary Report:
Instances move: 5702 (out of 21772 movable)
Instances flipped: 8
Mean displacement: 1.12 um
Max displacement: 20.80 um (Instance: FE_RC_1799_0) (286, 136) -> (301.4, 130.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 3.793e+05 (1.918e+05 1.875e+05) (ext = 1.282e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1950.5MB
*** Finished refinePlace (0:42:21 mem=1950.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1950.5M)


Density : 0.5536
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:04.0 mem=1950.5M) ***
** GigaOpt Optimizer WNS Slack -0.535 TNS Slack -495.266 Density 55.36
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.014|   0.000|
|reg2reg   |-0.535|-495.266|
|HEPG      |-0.535|-495.266|
|All Paths |-0.535|-495.266|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.535|   -0.535|-495.266| -495.266|    55.36%|   0:00:00.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.531|   -0.531|-494.861| -494.861|    55.37%|   0:00:21.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-494.004| -494.004|    55.37%|   0:02:38.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-493.806| -493.806|    55.37%|   0:04:07.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-493.763| -493.763|    55.37%|   0:00:29.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-493.728| -493.728|    55.37%|   0:00:00.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.527|   -0.527|-493.389| -493.389|    55.57%|   0:00:03.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.526|   -0.526|-492.505| -492.505|    55.57%|   0:01:44.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.525|   -0.525|-492.267| -492.267|    55.56%|   0:01:24.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.525|   -0.525|-492.079| -492.079|    55.56%|   0:01:09.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.524|   -0.524|-491.008| -491.008|    55.73%|   0:00:12.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.525|   -0.525|-490.952| -490.952|    55.73%|   0:01:09.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.522|   -0.522|-490.248| -490.248|    55.85%|   0:00:02.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.522|   -0.522|-489.919| -489.919|    55.84%|   0:01:46.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.522|   -0.522|-489.227| -489.227|    55.94%|   0:00:20.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.522|   -0.522|-489.132| -489.132|    55.99%|   0:00:10.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.522|   -0.522|-489.108| -489.108|    55.99%|   0:00:02.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.523|   -0.523|-488.572| -488.572|    56.04%|   0:00:59.0| 1954.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.524|   -0.524|-488.551| -488.551|    56.13%|   0:00:21.0| 1954.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.524|   -0.524|-488.569| -488.569|    56.16%|   0:00:03.0| 1964.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:00 real=0:17:01 mem=1964.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.014|   -0.524|   0.000| -488.569|    56.16%|   0:00:00.0| 1964.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_133_/D       |
|   0.022|   -0.524|   0.000| -488.569|    56.16%|   0:00:01.0| 2002.2M|        NA|       NA| NA                                                 |
|   0.022|   -0.524|   0.000| -488.569|    56.16%|   0:00:00.0| 2002.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2002.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:00 real=0:17:02 mem=2002.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.023|   0.000|
|reg2reg   |-0.524|-488.569|
|HEPG      |-0.524|-488.569|
|All Paths |-0.524|-488.569|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.524 TNS Slack -488.569 Density 56.16
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:21.8/1:05:45.3 (0.9), mem = 2002.2M
(I,S,L,T): WC_VIEW: 63.9579, 22.9171, 1.11679, 87.9918
Reclaim Optimization WNS Slack -0.524  TNS Slack -488.569 Density 56.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.16%|        -|  -0.524|-488.569|   0:00:00.0| 2002.2M|
|    56.12%|       34|  -0.525|-488.608|   0:00:02.0| 2002.2M|
|    55.89%|      466|  -0.523|-488.164|   0:00:06.0| 2002.2M|
|    55.89%|        0|  -0.523|-488.164|   0:00:00.0| 2002.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.523  TNS Slack -488.164 Density 55.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 198 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:10.1) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 63.7655, 22.7986, 1.10804, 87.6721
*** AreaOpt [finish] : cpu/real = 0:00:10.3/0:00:10.5 (1.0), totSession cpu/real = 0:59:32.0/1:05:55.8 (0.9), mem = 2002.2M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:11, mem=1964.16M, totSessionCpu=0:59:32).
*** Starting refinePlace (0:59:32 mem=1964.2M) ***
Total net bbox length = 3.831e+05 (1.942e+05 1.889e+05) (ext = 1.282e+04)
Move report: Timing Driven Placement moves 1950 insts, mean move: 5.54 um, max move: 38.00 um
	Max move on inst (FE_OCPC878_core_instance_array_out_6): (177.80, 276.40) --> (196.00, 296.20)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2019.7MB
Move report: Detail placement moves 3676 insts, mean move: 0.63 um, max move: 4.80 um
	Max move on inst (FE_RC_3519_0): (128.40, 280.00) --> (129.60, 283.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2019.7MB
Summary Report:
Instances move: 4994 (out of 22285 movable)
Instances flipped: 15
Mean displacement: 2.58 um
Max displacement: 38.00 um (Instance: FE_OCPC878_core_instance_array_out_6) (177.8, 276.4) -> (196, 296.2)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 3.866e+05 (1.972e+05 1.894e+05) (ext = 1.281e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2019.7MB
*** Finished refinePlace (0:59:36 mem=2019.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2019.7M)


Density : 0.5589
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:04.0 mem=2019.7M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -491.096 Density 55.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.007|   0.000|
|reg2reg   |-0.550|-491.096|
|HEPG      |-0.550|-491.096|
|All Paths |-0.550|-491.096|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -0.550|-491.096| -491.096|    55.89%|   0:00:01.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.546|   -0.546|-490.803| -490.803|    55.89%|   0:00:10.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.540|   -0.540|-490.278| -490.278|    55.90%|   0:00:16.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.536|   -0.536|-489.979| -489.979|    55.90%|   0:00:08.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.535|   -0.535|-489.975| -489.975|    55.91%|   0:00:20.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.532|   -0.532|-489.691| -489.691|    55.93%|   0:00:02.0| 2019.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.531|   -0.531|-489.624| -489.624|    55.93%|   0:00:32.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.530|   -0.530|-489.673| -489.673|    55.96%|   0:00:22.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-489.584| -489.584|    55.96%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.529|   -0.529|-489.452| -489.452|    55.96%|   0:00:24.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.528|   -0.528|-489.288| -489.288|    55.98%|   0:00:03.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.528|   -0.528|-489.173| -489.173|    55.98%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.527|   -0.527|-489.205| -489.205|    55.98%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.527|   -0.527|-489.108| -489.108|    56.02%|   0:00:37.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.524|   -0.524|-488.785| -488.785|    56.08%|   0:00:12.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.524|   -0.524|-488.539| -488.539|    56.08%|   0:01:48.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.524|   -0.524|-488.261| -488.261|    56.16%|   0:00:08.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.524|   -0.524|-487.950| -487.950|    56.17%|   0:00:06.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.524|   -0.524|-487.970| -487.970|    56.23%|   0:00:19.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.519|   -0.519|-485.796| -487.173|    56.24%|   0:02:31.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.516|   -0.516|-485.472| -486.849|    56.25%|   0:00:00.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.517|   -0.517|-484.692| -486.168|    56.49%|   0:00:16.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.515|   -0.515|-484.274| -485.751|    56.58%|   0:00:02.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.515|   -0.515|-484.000| -485.477|    56.63%|   0:00:10.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.515|   -0.515|-483.951| -485.428|    56.63%|   0:00:11.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.515|   -0.515|-483.656| -485.133|    56.77%|   0:00:03.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.516|   -0.516|-483.451| -484.928|    56.80%|   0:00:12.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.514|   -0.514|-483.271| -484.748|    56.81%|   0:00:00.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.514|   -0.514|-483.081| -484.557|    56.81%|   0:00:12.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.514|   -0.514|-483.038| -484.514|    56.84%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.514|   -0.514|-482.962| -484.439|    56.84%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.517|   -0.517|-482.858| -484.335|    56.89%|   0:00:03.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.516|   -0.516|-482.791| -484.268|    56.93%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.516|   -0.516|-482.675| -484.151|    56.94%|   0:00:05.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.516|   -0.516|-482.662| -484.138|    56.94%|   0:00:00.0| 2017.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_42_/Q                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.511|   -0.511|-480.209| -483.321|    56.94%|   0:01:51.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.511|   -0.511|-480.135| -483.247|    56.94%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.511|   -0.511|-479.907| -483.019|    57.09%|   0:00:02.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.510|   -0.510|-479.128| -482.240|    57.19%|   0:00:02.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.510|   -0.510|-479.023| -482.135|    57.20%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.510|   -0.510|-479.038| -482.150|    57.25%|   0:00:04.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.511|   -0.511|-478.967| -482.079|    57.30%|   0:00:04.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.507|   -0.507|-477.493| -483.168|    57.31%|   0:02:11.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.506|   -0.506|-477.057| -482.732|    57.45%|   0:00:03.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.506|   -0.506|-476.671| -482.346|    57.56%|   0:00:12.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.506|   -0.506|-476.283| -481.958|    57.58%|   0:00:14.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.505|   -0.505|-476.059| -481.734|    57.57%|   0:00:01.0| 2017.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.505|   -0.505|-475.759| -481.434|    57.57%|   0:00:50.0| 2022.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.504|   -0.504|-475.516| -481.191|    57.66%|   0:00:02.0| 2022.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.504|   -0.504|-475.348| -481.023|    57.65%|   0:00:47.0| 2029.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.504|   -0.504|-475.018| -480.693|    57.65%|   0:00:02.0| 2029.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.504|   -0.504|-474.604| -480.279|    57.73%|   0:00:03.0| 2029.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-474.084| -479.759|    57.82%|   0:00:19.0| 2029.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.503|   -0.503|-473.744| -479.418|    57.82%|   0:00:29.0| 2031.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.503|   -0.503|-473.704| -479.379|    57.82%|   0:00:13.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.503|   -0.503|-473.081| -478.756|    57.87%|   0:00:02.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-473.015| -478.690|    57.88%|   0:00:01.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.503|   -0.503|-472.868| -478.543|    57.88%|   0:00:00.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.505|   -0.505|-472.825| -478.500|    57.88%|   0:00:13.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.503|   -0.503|-472.782| -478.457|    57.88%|   0:00:00.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-472.701| -478.376|    57.91%|   0:00:00.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-472.696| -478.371|    57.91%|   0:00:01.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-472.668| -478.343|    57.91%|   0:00:00.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-472.538| -478.213|    57.96%|   0:00:02.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.503|   -0.503|-472.531| -478.206|    58.00%|   0:00:01.0| 2035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.500|   -0.500|-471.218| -478.845|    57.98%|   0:01:12.0| 2042.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.500|   -0.500|-471.126| -478.752|    57.98%|   0:00:01.0| 2042.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.504|   -0.504|-470.951| -478.577|    58.09%|   0:00:03.0| 2042.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.499|   -0.499|-470.640| -478.266|    58.10%|   0:00:00.0| 2042.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.499|   -0.499|-469.839| -477.465|    58.11%|   0:00:09.0| 2042.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.499|   -0.499|-469.751| -477.377|    58.11%|   0:00:17.0| 2039.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.499|   -0.499|-469.737| -477.363|    58.11%|   0:00:01.0| 2039.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.498|   -0.498|-469.447| -477.073|    58.20%|   0:00:02.0| 2039.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.498|   -0.498|-469.086| -476.712|    58.26%|   0:00:17.0| 2040.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.498|   -0.498|-468.739| -476.365|    58.31%|   0:00:43.0| 2045.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.495|   -0.495|-467.150| -477.205|    58.32%|   0:00:57.0| 2050.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.495|   -0.495|-466.869| -476.915|    58.44%|   0:00:03.0| 2050.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.495|   -0.495|-466.431| -476.477|    58.48%|   0:00:28.0| 2050.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.494|   -0.494|-466.155| -476.201|    58.49%|   0:00:02.0| 2050.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.494|   -0.494|-465.197| -475.243|    58.48%|   0:01:02.0| 2053.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.494|   -0.494|-465.142| -475.188|    58.49%|   0:00:07.0| 2053.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.493|   -0.493|-464.547| -474.593|    58.58%|   0:00:03.0| 2053.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.494|   -0.494|-464.343| -474.389|    58.60%|   0:00:13.0| 2054.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.494|   -0.494|-464.285| -474.332|    58.61%|   0:00:01.0| 2054.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.494|   -0.494|-464.134| -474.180|    58.69%|   0:00:04.0| 2055.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.495|   -0.495|-464.126| -474.172|    58.74%|   0:00:05.0| 2055.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.491|   -0.491|-463.134| -475.296|    58.72%|   0:00:33.0| 2059.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.491|   -0.491|-463.129| -475.290|    58.72%|   0:00:01.0| 2059.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.491|   -0.491|-462.675| -474.836|    58.81%|   0:00:02.0| 2059.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.491|   -0.491|-462.693| -474.854|    58.84%|   0:00:02.0| 2059.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.490|   -0.490|-462.567| -474.728|    58.84%|   0:00:05.0| 2059.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.490|   -0.490|-462.374| -474.535|    58.84%|   0:00:51.0| 2061.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.490|   -0.490|-462.093| -474.254|    58.86%|   0:00:01.0| 2061.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.490|   -0.490|-461.653| -473.814|    58.92%|   0:00:07.0| 2063.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.489|   -0.489|-461.552| -473.714|    58.94%|   0:00:06.0| 2064.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.489|   -0.489|-461.539| -473.700|    58.93%|   0:00:05.0| 2066.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.489|   -0.489|-461.226| -473.387|    58.97%|   0:00:02.0| 2066.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.490|   -0.490|-461.201| -473.362|    59.01%|   0:00:02.0| 2066.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.491|   -0.491|-461.119| -473.281|    59.04%|   0:00:01.0| 2066.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.487|   -0.487|-459.591| -474.039|    59.03%|   0:00:43.0| 2072.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.487|   -0.487|-459.493| -473.942|    59.03%|   0:00:00.0| 2072.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.487|   -0.487|-459.089| -473.537|    59.14%|   0:00:03.0| 2072.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.487|   -0.487|-459.065| -473.514|    59.16%|   0:00:01.0| 2072.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.488|   -0.488|-458.984| -473.433|    59.24%|   0:00:04.0| 2072.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.485|   -0.485|-457.976| -474.695|    59.23%|   0:00:37.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.485|   -0.485|-457.913| -474.633|    59.23%|   0:00:01.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.485|   -0.485|-457.884| -474.603|    59.23%|   0:00:00.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.484|   -0.484|-457.965| -474.685|    59.31%|   0:00:02.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.484|   -0.484|-457.386| -474.105|    59.31%|   0:00:47.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.484|   -0.484|-457.011| -473.731|    59.38%|   0:00:02.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.483|   -0.483|-456.711| -473.431|    59.40%|   0:00:07.0| 2075.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.483|   -0.483|-456.464| -473.183|    59.38%|   0:00:44.0| 2076.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.483|   -0.483|-456.460| -473.179|    59.38%|   0:00:04.0| 2076.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.483|   -0.483|-456.130| -472.849|    59.46%|   0:00:03.0| 2076.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.483|   -0.483|-456.129| -472.848|    59.47%|   0:00:00.0| 2076.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.481|   -0.481|-455.252| -473.903|    59.53%|   0:00:52.0| 2084.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.481|   -0.481|-454.931| -473.581|    59.53%|   0:00:03.0| 2082.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.480|   -0.480|-454.414| -473.065|    59.61%|   0:00:04.0| 2082.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.480|   -0.480|-453.972| -472.623|    59.60%|   0:00:41.0| 2082.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.480|   -0.480|-453.940| -472.591|    59.60%|   0:00:04.0| 2082.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.480|   -0.480|-453.932| -472.583|    59.60%|   0:00:00.0| 2082.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.479|   -0.479|-453.645| -472.296|    59.66%|   0:00:02.0| 2085.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.479|   -0.479|-453.361| -472.012|    59.69%|   0:00:08.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.479|   -0.479|-453.301| -471.951|    59.70%|   0:00:01.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.479|   -0.479|-453.273| -471.924|    59.70%|   0:00:00.0| 2086.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.477|   -0.477|-452.257| -473.249|    59.70%|   0:00:31.0| 2094.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.477|   -0.477|-451.540| -472.532|    59.79%|   0:00:04.0| 2094.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.477|   -0.477|-451.418| -472.410|    59.82%|   0:00:04.0| 2094.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.477|   -0.477|-451.398| -472.390|    59.82%|   0:00:01.0| 2094.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.477|   -0.477|-451.044| -472.037|    59.82%|   0:00:22.0| 2092.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.477|   -0.477|-450.927| -471.919|    59.82%|   0:00:00.0| 2092.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.477|   -0.477|-450.825| -471.818|    59.90%|   0:00:04.0| 2092.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.477|   -0.477|-450.788| -471.781|    59.91%|   0:00:01.0| 2093.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.477|   -0.477|-450.626| -471.618|    59.92%|   0:00:00.0| 2093.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.473|   -0.473|-449.091| -472.137|    59.91%|   0:01:28.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.473|   -0.473|-449.085| -472.130|    59.91%|   0:00:01.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.472|   -0.472|-449.739| -472.784|    60.20%|   0:00:10.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.472|   -0.472|-449.438| -472.483|    60.22%|   0:00:01.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.472|   -0.472|-449.434| -472.479|    60.25%|   0:00:02.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.469|   -0.469|-448.568| -473.921|    60.28%|   0:00:25.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.469|   -0.469|-448.454| -473.807|    60.28%|   0:00:01.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.470|   -0.470|-448.094| -473.447|    60.44%|   0:00:05.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.468|   -0.468|-448.367| -473.720|    60.49%|   0:00:01.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.468|   -0.468|-448.231| -473.584|    60.49%|   0:00:02.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.468|   -0.468|-448.021| -473.374|    60.49%|   0:00:31.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.468|   -0.468|-447.867| -473.220|    60.58%|   0:00:03.0| 2107.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.468|   -0.468|-447.829| -473.182|    60.61%|   0:00:01.0| 2104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.468|   -0.468|-447.826| -473.179|    60.61%|   0:00:00.0| 2104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.465|   -0.465|-446.573| -474.468|    60.68%|   0:00:41.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.465|   -0.465|-446.568| -474.464|    60.68%|   0:00:01.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.464|   -0.464|-446.202| -474.098|    60.78%|   0:00:03.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.464|   -0.464|-446.019| -473.915|    60.85%|   0:00:05.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.464|   -0.464|-445.973| -473.868|    60.85%|   0:00:03.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.464|   -0.464|-445.741| -473.637|    60.85%|   0:00:09.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.464|   -0.464|-445.434| -473.330|    60.89%|   0:00:01.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.464|   -0.464|-445.373| -473.268|    60.94%|   0:00:03.0| 2114.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.460|   -0.460|-444.182| -474.253|    60.96%|   0:00:46.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.461|   -0.461|-443.856| -473.927|    61.07%|   0:00:05.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.460|   -0.460|-444.112| -474.182|    61.11%|   0:00:02.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.460|   -0.460|-443.856| -473.926|    61.12%|   0:00:00.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.460|   -0.460|-443.843| -473.913|    61.13%|   0:00:01.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.459|   -0.459|-444.097| -474.167|    61.20%|   0:00:06.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.459|   -0.459|-443.915| -473.985|    61.20%|   0:00:18.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.459|   -0.459|-443.547| -473.618|    61.24%|   0:00:02.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.459|   -0.459|-443.362| -473.432|    61.25%|   0:00:01.0| 2116.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.460|   -0.460|-443.330| -473.400|    61.45%|   0:00:09.0| 2119.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.460|   -0.460|-443.324| -473.394|    61.45%|   0:00:01.0| 2119.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.456|   -0.456|-443.167| -476.456|    61.44%|   0:00:38.0| 2123.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.456|   -0.456|-442.590| -475.879|    61.52%|   0:00:03.0| 2123.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.456|   -0.456|-442.351| -475.640|    61.55%|   0:00:02.0| 2123.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.453|   -0.453|-440.100| -474.923|    61.55%|   0:00:21.0| 2127.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.990| -474.813|    61.55%|   0:00:01.0| 2127.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.769| -474.592|    61.61%|   0:00:03.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.358| -474.181|    61.63%|   0:00:02.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.354| -474.177|    61.64%|   0:00:00.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.453|   -0.453|-439.456| -474.279|    61.69%|   0:00:04.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.750| -474.573|    61.72%|   0:00:03.0| 2126.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.453|   -0.453|-439.735| -474.559|    61.72%|   0:00:00.0| 2126.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_61_/Q                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.451|   -0.451|-439.081| -476.414|    61.71%|   0:00:27.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.451|   -0.451|-439.068| -476.401|    61.71%|   0:00:00.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.451|   -0.451|-438.560| -475.893|    61.75%|   0:00:02.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.450|   -0.450|-438.173| -475.506|    61.77%|   0:00:01.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.450|   -0.450|-437.717| -475.050|    61.78%|   0:00:03.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.450|   -0.450|-437.726| -475.058|    61.81%|   0:00:01.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.450|   -0.450|-437.771| -475.103|    61.82%|   0:00:01.0| 2132.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.447|   -0.447|-435.887| -475.091|    61.81%|   0:00:40.0| 2133.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.447|   -0.447|-435.177| -474.381|    61.91%|   0:00:03.0| 2133.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.447|   -0.447|-434.784| -473.989|    61.93%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.447|   -0.447|-434.641| -473.845|    61.94%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.447|   -0.447|-434.536| -473.741|    61.97%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.447|   -0.447|-434.527| -473.731|    61.99%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.444|   -0.444|-431.852| -473.226|    61.98%|   0:00:30.0| 2135.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.444|   -0.444|-431.727| -473.101|    61.98%|   0:00:00.0| 2135.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.443|   -0.443|-430.867| -472.241|    62.06%|   0:00:03.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.443|   -0.443|-430.806| -472.180|    62.06%|   0:00:27.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.443|   -0.443|-430.805| -472.179|    62.06%|   0:00:01.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.443|   -0.443|-430.328| -471.702|    62.09%|   0:00:02.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.443|   -0.443|-430.130| -471.504|    62.11%|   0:00:04.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.443|   -0.443|-430.116| -471.490|    62.11%|   0:00:01.0| 2134.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.439|   -0.439|-428.354| -471.531|    62.18%|   0:00:26.0| 2142.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.439|   -0.439|-428.285| -471.462|    62.18%|   0:00:07.0| 2142.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.439|   -0.439|-427.736| -470.913|    62.21%|   0:00:02.0| 2142.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.439|   -0.439|-427.413| -470.590|    62.23%|   0:00:01.0| 2142.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.439|   -0.439|-427.390| -470.567|    62.23%|   0:00:00.0| 2142.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.439|   -0.439|-427.526| -470.703|    62.28%|   0:00:05.0| 2141.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.440|   -0.440|-427.413| -470.591|    62.33%|   0:00:05.0| 2141.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.435|   -0.435|-424.175| -469.307|    62.33%|   0:00:29.0| 2147.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.435|   -0.435|-423.749| -468.881|    62.38%|   0:00:03.0| 2147.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.436|   -0.436|-423.633| -468.766|    62.40%|   0:00:04.0| 2145.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.435|   -0.435|-423.565| -468.698|    62.40%|   0:00:00.0| 2145.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.435|   -0.435|-423.382| -468.515|    62.41%|   0:00:03.0| 2145.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.431|   -0.431|-418.759| -465.974|    62.41%|   0:00:35.0| 2151.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.431|   -0.431|-417.801| -465.016|    62.46%|   0:00:02.0| 2151.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.431|   -0.431|-417.605| -464.820|    62.47%|   0:00:00.0| 2151.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.425|   -0.425|-410.891| -459.387|    62.48%|   0:00:18.0| 2154.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.425|   -0.425|-410.890| -459.385|    62.48%|   0:00:01.0| 2154.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.425|   -0.425|-410.083| -458.579|    62.51%|   0:00:01.0| 2154.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.425|   -0.425|-409.831| -458.327|    62.52%|   0:00:01.0| 2154.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.420|   -0.420|-396.512| -447.395|    62.54%|   0:00:20.0| 2151.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.421|   -0.421|-395.348| -446.231|    62.57%|   0:00:01.0| 2151.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.419|   -0.419|-395.203| -446.087|    62.57%|   0:00:01.0| 2151.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.419|   -0.419|-394.547| -445.431|    62.57%|   0:00:01.0| 2151.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.419|   -0.419|-394.491| -445.375|    62.57%|   0:00:01.0| 2151.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.403|   -0.403|-355.826| -409.047|    62.57%|   0:00:03.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.402|   -0.402|-355.120| -408.341|    62.57%|   0:00:00.0| 2155.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.400|   -0.400|-353.613| -406.834|    62.57%|   0:00:03.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.399|   -0.399|-352.931| -406.152|    62.57%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.398|   -0.398|-352.645| -405.866|    62.57%|   0:00:03.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.397|   -0.397|-352.403| -405.624|    62.57%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.397|   -0.397|-352.353| -405.574|    62.57%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.394|   -0.394|-351.440| -404.661|    62.58%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.393|   -0.393|-351.035| -404.256|    62.58%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.393|   -0.393|-350.108| -403.329|    62.58%|   0:00:02.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.393|   -0.393|-350.034| -403.255|    62.58%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.392|   -0.392|-349.817| -403.038|    62.59%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.392|   -0.392|-349.618| -402.839|    62.59%|   0:00:03.0| 2152.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.392|   -0.392|-349.446| -402.667|    62.60%|   0:00:00.0| 2152.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.392|   -0.392|-349.154| -402.375|    62.60%|   0:00:00.0| 2152.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.378|   -0.378|-318.474| -371.949|    62.60%|   0:00:01.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.369|   -0.369|-315.345| -368.820|    62.60%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.366|   -0.366|-312.945| -366.421|    62.59%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.360|   -0.360|-312.504| -365.979|    62.60%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.355|   -0.355|-308.803| -362.279|    62.60%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.351|   -0.351|-306.912| -360.387|    62.59%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.343|   -0.343|-303.669| -357.144|    62.59%|   0:00:01.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.343|   -0.343|-301.644| -355.119|    62.59%|   0:00:04.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.343|   -0.343|-301.580| -355.055|    62.59%|   0:00:00.0| 2157.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.347|   -0.347|-300.105| -353.580|    62.59%|   0:00:00.0| 2155.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.343|   -0.343|-299.653| -353.129|    62.59%|   0:00:00.0| 2155.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.336|   -0.336|-298.566| -352.042|    62.60%|   0:00:00.0| 2155.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.333|   -0.333|-297.260| -350.735|    62.60%|   0:00:04.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.333|   -0.333|-294.634| -348.109|    62.60%|   0:00:01.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.327|   -0.327|-292.780| -346.255|    62.60%|   0:00:00.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.327|   -0.327|-289.908| -343.383|    62.60%|   0:00:06.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.321|   -0.321|-288.911| -342.387|    62.61%|   0:00:00.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.321|   -0.321|-287.114| -340.590|    62.60%|   0:00:06.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.320|   -0.320|-284.996| -338.471|    62.61%|   0:00:01.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-283.635| -337.111|    62.61%|   0:00:01.0| 2153.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-282.781| -336.256|    62.61%|   0:00:05.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-281.974| -335.449|    62.62%|   0:00:01.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-281.577| -335.052|    62.62%|   0:00:00.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-281.546| -335.022|    62.62%|   0:00:04.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.314|   -0.314|-280.025| -333.500|    62.63%|   0:00:01.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-279.747| -333.222|    62.64%|   0:00:02.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-279.694| -333.170|    62.64%|   0:00:01.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.314|   -0.314|-279.694| -333.170|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:44:23 real=0:44:37 mem=2152.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.206|   -0.314| -68.084| -333.170|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_15_/E                             |
|  -0.186|   -0.314| -55.038| -320.124|    62.64%|   0:00:01.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_56_/E                           |
|  -0.178|   -0.314| -50.667| -315.753|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_12_/E                           |
|  -0.153|   -0.314| -42.236| -307.322|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_2_/E                              |
|  -0.117|   -0.314| -40.416| -305.501|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_5_/E                              |
|  -0.108|   -0.314| -23.747| -288.833|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_2_/E                              |
|  -0.095|   -0.314| -13.668| -278.754|    62.64%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_59_/E                             |
|  -0.065|   -0.314|  -6.952| -272.038|    62.65%|   0:00:01.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_15_/E                             |
|  -0.029|   -0.314|  -3.450| -268.536|    62.65%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_31_/E                             |
|  -0.014|   -0.314|  -1.004| -266.089|    62.65%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_55_/E                           |
|  -0.001|   -0.314|  -0.009| -265.095|    62.65%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_15_/E                           |
|   0.007|   -0.314|   0.000| -265.086|    62.65%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_32_/D        |
|   0.010|   -0.314|   0.000| -265.086|    62.65%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_31_/E                             |
|   0.020|   -0.314|   0.000| -265.086|    62.66%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_132_/D       |
|   0.020|   -0.314|   0.000| -265.086|    62.66%|   0:00:00.0| 2152.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_132_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:03.0 mem=2152.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:44:25 real=0:44:40 mem=2152.7M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.314|-265.086|
|HEPG      |-0.314|-265.086|
|All Paths |-0.314|-265.086|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.314 TNS Slack -265.086 Density 62.66
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:01.8/1:50:39.9 (0.9), mem = 2152.7M
(I,S,L,T): WC_VIEW: 67.9499, 25.7999, 1.29088, 95.0406
Reclaim Optimization WNS Slack -0.314  TNS Slack -265.086 Density 62.66
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.66%|        -|  -0.314|-265.086|   0:00:00.0| 2152.7M|
|    62.34%|      346|  -0.311|-263.730|   0:00:05.0| 2152.7M|
|    60.67%|     2666|  -0.307|-253.404|   0:00:14.0| 2154.8M|
|    60.67%|       11|  -0.307|-253.404|   0:00:01.0| 2156.0M|
|    60.67%|        1|  -0.307|-253.404|   0:00:00.0| 2156.0M|
|    60.67%|        0|  -0.307|-253.404|   0:00:01.0| 2156.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.307  TNS Slack -253.404 Density 60.67
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 633 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.8) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 66.8184, 25.1686, 1.2309, 93.2179
*** AreaOpt [finish] : cpu/real = 0:00:22.0/0:00:22.1 (1.0), totSession cpu/real = 1:44:23.7/1:51:02.0 (0.9), mem = 2156.0M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=2153.96M, totSessionCpu=1:44:24).
*** Starting refinePlace (1:44:24 mem=2154.0M) ***
Total net bbox length = 4.047e+05 (2.073e+05 1.973e+05) (ext = 1.281e+04)
Move report: Timing Driven Placement moves 19038 insts, mean move: 11.26 um, max move: 109.40 um
	Max move on inst (FE_RC_7464_0): (180.00, 298.00) --> (212.00, 375.40)
	Runtime: CPU: 0:00:15.5 REAL: 0:00:16.0 MEM: 2231.0MB
Move report: Detail placement moves 7676 insts, mean move: 0.53 um, max move: 4.40 um
	Max move on inst (FE_RC_4518_0): (178.80, 251.20) --> (181.40, 249.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2231.0MB
Summary Report:
Instances move: 19439 (out of 25623 movable)
Instances flipped: 28
Mean displacement: 11.08 um
Max displacement: 109.40 um (Instance: FE_RC_7464_0) (180, 298) -> (212, 375.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INVD4
Total net bbox length = 4.158e+05 (2.132e+05 2.026e+05) (ext = 1.281e+04)
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 2231.0MB
*** Finished refinePlace (1:44:40 mem=2231.0M) ***
Finished re-routing un-routed nets (0:00:00.4 2231.0M)


Density : 0.6067
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.5 real=0:00:20.0 mem=2231.0M) ***
** GigaOpt Optimizer WNS Slack -0.357 TNS Slack -273.096 Density 60.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.007|   0.000|
|reg2reg   |-0.357|-273.096|
|HEPG      |-0.357|-273.096|
|All Paths |-0.357|-273.096|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.357|   -0.357|-273.096| -273.096|    60.67%|   0:00:01.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.346|   -0.346|-271.811| -271.811|    60.67%|   0:00:00.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.326|   -0.326|-269.970| -269.970|    60.67%|   0:00:00.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.319|   -0.319|-266.655| -266.655|    60.68%|   0:00:06.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.316|   -0.316|-264.875| -264.875|    60.68%|   0:00:14.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.310|   -0.310|-263.702| -263.702|    60.68%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.308|   -0.308|-262.039| -262.039|    60.69%|   0:00:26.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.308|   -0.308|-259.755| -259.755|    60.69%|   0:00:30.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.306|   -0.306|-259.874| -259.874|    60.76%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.303|   -0.303|-258.780| -258.780|    60.75%|   0:00:10.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.302|   -0.302|-257.127| -257.127|    60.75%|   0:00:58.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.302|   -0.302|-257.131| -257.131|    60.75%|   0:00:15.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.302|   -0.302|-257.119| -257.119|    60.75%|   0:00:00.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.297|   -0.297|-255.924| -255.924|    60.82%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.294|   -0.294|-254.933| -254.933|    60.82%|   0:00:05.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.294|   -0.294|-253.561| -253.561|    60.82%|   0:00:05.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.291|   -0.291|-251.373| -251.373|    60.91%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.291|   -0.291|-250.667| -250.667|    60.91%|   0:00:03.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.288|   -0.288|-249.788| -249.788|    60.96%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.288|   -0.288|-249.246| -249.246|    60.96%|   0:00:05.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.288|   -0.288|-249.235| -249.235|    60.96%|   0:00:00.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.288|   -0.288|-248.039| -248.039|    61.04%|   0:00:03.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.288|   -0.288|-247.529| -247.529|    61.05%|   0:00:00.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.286|   -0.286|-247.087| -247.087|    61.06%|   0:00:01.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.286|   -0.286|-246.892| -246.892|    61.06%|   0:00:03.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.285|   -0.285|-245.876| -245.876|    61.13%|   0:00:01.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.285|   -0.285|-245.555| -245.555|    61.13%|   0:00:02.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.279|   -0.279|-244.432| -244.432|    61.18%|   0:00:03.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.279|   -0.279|-242.997| -242.997|    61.17%|   0:00:13.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.279|   -0.279|-242.965| -242.965|    61.17%|   0:00:01.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.278|   -0.278|-242.031| -242.031|    61.33%|   0:00:11.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.277|   -0.277|-240.851| -240.851|    61.43%|   0:00:20.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.277|   -0.277|-240.150| -240.150|    61.44%|   0:00:03.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.277|   -0.277|-239.658| -239.658|    61.53%|   0:00:12.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.278|   -0.278|-239.366| -239.366|    61.56%|   0:00:06.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.276|   -0.276|-239.338| -239.338|    61.56%|   0:00:01.0| 2231.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.276|   -0.276|-239.314| -239.314|    61.57%|   0:00:02.0| 2223.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.276|   -0.276|-238.868| -238.868|    61.62%|   0:00:02.0| 2223.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.274|   -0.274|-238.749| -238.749|    61.64%|   0:00:06.0| 2218.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.274|   -0.274|-238.615| -238.615|    61.63%|   0:00:04.0| 2204.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.273|   -0.273|-237.811| -237.811|    61.78%|   0:00:35.0| 2204.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.274|   -0.274|-237.641| -237.641|    61.86%|   0:00:11.0| 2196.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.274|   -0.274|-237.605| -237.605|    61.86%|   0:00:00.0| 2196.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.275|   -0.275|-237.589| -237.589|    61.92%|   0:00:06.0| 2196.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.275|   -0.275|-237.528| -237.528|    62.02%|   0:00:04.0| 2196.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.275|   -0.275|-237.634| -237.634|    62.10%|   0:00:04.0| 2184.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:41 real=0:05:44 mem=2184.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.275|   0.000| -237.634|    62.10%|   0:00:00.0| 2184.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_32_/D        |
|   0.018|   -0.275|   0.000| -237.634|    62.10%|   0:00:00.0| 2241.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_131_/D       |
|   0.018|   -0.275|   0.000| -237.634|    62.10%|   0:00:00.0| 2241.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_131_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2241.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:41 real=0:05:45 mem=2241.2M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.275|-237.634|
|HEPG      |-0.275|-237.634|
|All Paths |-0.275|-237.634|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.275 TNS Slack -237.634 Density 62.10
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:26.2/1:57:07.9 (0.9), mem = 2241.2M
(I,S,L,T): WC_VIEW: 67.6972, 26.1692, 1.26813, 95.1345
Reclaim Optimization WNS Slack -0.275  TNS Slack -237.634 Density 62.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.10%|        -|  -0.275|-237.634|   0:00:00.0| 2241.2M|
|    61.87%|      232|  -0.275|-235.948|   0:00:05.0| 2241.2M|
|    61.21%|     1405|  -0.273|-234.033|   0:00:11.0| 2241.2M|
|    61.21%|        4|  -0.273|-234.033|   0:00:01.0| 2241.2M|
|    61.21%|        0|  -0.273|-234.033|   0:00:00.0| 2241.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.273  TNS Slack -234.033 Density 61.21
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 690 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:18.4) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 67.1188, 25.8446, 1.23962, 94.203
*** AreaOpt [finish] : cpu/real = 0:00:18.6/0:00:18.7 (1.0), totSession cpu/real = 1:50:44.8/1:57:26.6 (0.9), mem = 2241.2M
End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:18, mem=2183.19M, totSessionCpu=1:50:45).
*** Starting refinePlace (1:50:45 mem=2183.2M) ***
Total net bbox length = 4.188e+05 (2.148e+05 2.040e+05) (ext = 1.281e+04)
Move report: Timing Driven Placement moves 2697 insts, mean move: 7.74 um, max move: 46.20 um
	Max move on inst (FE_OCPC3066_core_instance_mac_array_instance_q_temp_162): (144.20, 242.20) --> (152.60, 280.00)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 2240.6MB
Move report: Detail placement moves 4900 insts, mean move: 0.67 um, max move: 5.20 um
	Max move on inst (U11695): (257.00, 404.20) --> (258.60, 407.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2240.6MB
Summary Report:
Instances move: 6727 (out of 26147 movable)
Instances flipped: 0
Mean displacement: 3.53 um
Max displacement: 45.60 um (Instance: FE_OCPC3066_core_instance_mac_array_instance_q_temp_162) (144.2, 242.2) -> (152, 280)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.230e+05 (2.158e+05 2.072e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 2240.6MB
*** Finished refinePlace (1:50:50 mem=2240.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2240.6M)


Density : 0.6121
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.2 real=0:00:07.0 mem=2240.6M) ***
** GigaOpt Optimizer WNS Slack -0.295 TNS Slack -238.492 Density 61.21
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2reg   |-0.295|-238.492|
|HEPG      |-0.295|-238.492|
|All Paths |-0.295|-238.492|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.295|-238.492| -238.492|    61.21%|   0:00:00.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.287|   -0.287|-236.470| -236.470|    61.21%|   0:00:00.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.282|   -0.282|-236.060| -236.060|    61.20%|   0:00:16.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.282|   -0.282|-235.642| -235.642|    61.20%|   0:00:22.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.278|   -0.278|-235.200| -235.200|    61.21%|   0:00:00.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.278|   -0.278|-235.153| -235.153|    61.21%|   0:00:46.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.274|   -0.274|-234.775| -234.775|    61.23%|   0:00:07.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.274|   -0.274|-234.281| -234.281|    61.22%|   0:01:53.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.272|   -0.272|-233.366| -233.366|    61.28%|   0:00:09.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.272|   -0.272|-232.919| -232.919|    61.27%|   0:01:29.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.269|   -0.269|-232.141| -232.141|    61.35%|   0:00:08.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.269|   -0.269|-231.842| -231.842|    61.33%|   0:02:35.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.269|   -0.269|-231.479| -231.479|    61.33%|   0:00:05.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-230.909| -230.909|    61.44%|   0:00:08.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-230.000| -230.000|    61.50%|   0:00:27.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.268|   -0.268|-229.564| -229.564|    61.49%|   0:00:54.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.268|   -0.268|-229.528| -229.528|    61.49%|   0:00:06.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.267|   -0.267|-229.661| -229.661|    61.57%|   0:00:12.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.267|   -0.267|-229.202| -229.202|    61.65%|   0:00:10.0| 2240.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.270|   -0.270|-228.677| -228.677|    61.89%|   0:02:26.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.270|   -0.270|-228.581| -228.581|    61.94%|   0:00:17.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.269|   -0.269|-228.450| -228.450|    62.00%|   0:00:11.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-228.376| -228.376|    62.00%|   0:00:04.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-228.365| -228.365|    62.03%|   0:00:02.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-228.188| -228.188|    62.03%|   0:00:00.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.268|   -0.268|-228.016| -228.016|    62.24%|   0:00:14.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.268|   -0.268|-228.173| -228.173|    62.38%|   0:00:07.0| 2250.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:11 real=0:13:12 mem=2250.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.268|   0.000| -228.173|    62.38%|   0:00:00.0| 2250.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_133_/D       |
|   0.013|   -0.268|   0.000| -228.173|    62.38%|   0:00:00.0| 2307.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_132_/D       |
|   0.021|   -0.268|   0.000| -228.173|    62.39%|   0:00:01.0| 2307.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_128_/E |
|   0.021|   -0.268|   0.000| -228.173|    62.39%|   0:00:00.0| 2307.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_128_/E |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2307.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:12 real=0:13:13 mem=2307.8M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.021|   0.000|
|reg2reg   |-0.268|-228.173|
|HEPG      |-0.268|-228.173|
|All Paths |-0.268|-228.173|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.268 TNS Slack -228.173 Density 62.39
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:03.1/2:10:45.9 (0.9), mem = 2307.8M
(I,S,L,T): WC_VIEW: 67.8605, 26.6567, 1.26964, 95.7868
Reclaim Optimization WNS Slack -0.268  TNS Slack -228.173 Density 62.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.39%|        -|  -0.268|-228.173|   0:00:00.0| 2307.8M|
|    62.24%|      152|  -0.268|-227.882|   0:00:05.0| 2307.8M|
|    61.76%|     1050|  -0.265|-226.635|   0:00:10.0| 2307.8M|
|    61.76%|        6|  -0.265|-226.620|   0:00:00.0| 2307.8M|
|    61.76%|        0|  -0.265|-226.620|   0:00:00.0| 2307.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.265  TNS Slack -226.619 Density 61.76
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 683 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:16.6) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 67.4531, 26.4344, 1.2496, 95.1371
*** AreaOpt [finish] : cpu/real = 0:00:16.8/0:00:16.9 (1.0), totSession cpu/real = 2:04:20.0/2:11:02.8 (0.9), mem = 2307.8M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2245.79M, totSessionCpu=2:04:20).
*** Starting refinePlace (2:04:20 mem=2245.8M) ***
Total net bbox length = 4.268e+05 (2.180e+05 2.088e+05) (ext = 1.278e+04)
Move report: Timing Driven Placement moves 3599 insts, mean move: 5.65 um, max move: 49.60 um
	Max move on inst (FE_OCPC3171_core_instance_mac_array_instance_q_temp_162): (147.80, 235.00) --> (161.40, 271.00)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 2301.6MB
Move report: Detail placement moves 7973 insts, mean move: 1.44 um, max move: 9.00 um
	Max move on inst (FE_RC_9831_0): (279.80, 220.60) --> (272.60, 222.40)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2301.6MB
Summary Report:
Instances move: 9830 (out of 26664 movable)
Instances flipped: 7107
Mean displacement: 3.08 um
Max displacement: 48.40 um (Instance: FE_OCPC3171_core_instance_mac_array_instance_q_temp_162) (147.8, 235) -> (160.2, 271)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.133e+05 (2.034e+05 2.099e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2301.6MB
*** Finished refinePlace (2:04:29 mem=2301.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2301.6M)


Density : 0.6176
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.0 real=0:00:10.0 mem=2301.6M) ***
** GigaOpt Optimizer WNS Slack -0.284 TNS Slack -232.258 Density 61.76
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.284|   -0.284|-232.258| -232.258|    61.76%|   0:00:00.0| 2301.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.276|   -0.276|-231.662| -231.662|    61.76%|   0:00:00.0| 2301.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.272|   -0.272|-231.434| -231.434|    61.76%|   0:00:05.0| 2297.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.272|   -0.272|-230.338| -230.338|    61.76%|   0:00:05.0| 2283.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.269|   -0.269|-229.966| -229.966|    61.77%|   0:00:01.0| 2283.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.269|   -0.269|-229.545| -229.545|    61.77%|   0:00:08.0| 2267.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.267|   -0.267|-229.635| -229.635|    61.79%|   0:00:01.0| 2267.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.267|   -0.267|-229.613| -229.613|    61.79%|   0:00:07.0| 2267.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.267|   -0.267|-229.717| -229.717|    61.83%|   0:00:02.0| 2270.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.3 real=0:00:31.0 mem=2270.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.267|   0.000| -229.717|    61.83%|   0:00:01.0| 2270.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_133_/D       |
|   0.013|   -0.267|   0.000| -229.717|    61.83%|   0:00:00.0| 2270.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_31_/E                             |
|   0.021|   -0.267|   0.000| -229.717|    61.83%|   0:00:00.0| 2308.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_67_/D        |
|   0.021|   -0.267|   0.000| -229.717|    61.83%|   0:00:00.0| 2308.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_67_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2308.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.1 real=0:00:32.0 mem=2308.3M) ***
*** Starting refinePlace (2:05:02 mem=2308.3M) ***
Total net bbox length = 4.139e+05 (2.036e+05 2.102e+05) (ext = 1.278e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2308.3MB
Summary Report:
Instances move: 0 (out of 26702 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.139e+05 (2.036e+05 2.102e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2308.3MB
*** Finished refinePlace (2:05:03 mem=2308.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2308.3M)


Density : 0.6183
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2308.3M) ***
** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -229.717 Density 61.83
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.021|   0.000|
|reg2reg   |-0.267|-229.717|
|HEPG      |-0.267|-229.717|
|All Paths |-0.267|-229.717|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 690 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:50:48 real=1:51:18 mem=2308.3M) ***

(I,S,L,T): WC_VIEW: 67.5179, 26.4794, 1.25124, 95.2486
*** SetupOpt [finish] : cpu/real = 1:50:58.6/1:51:28.4 (1.0), totSession cpu/real = 2:05:04.1/2:11:48.1 (0.9), mem = 2273.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.267
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:04.5/2:11:48.5 (0.9), mem = 2188.2M
(I,S,L,T): WC_VIEW: 67.5179, 26.4794, 1.25124, 95.2486
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -229.717 Density 61.83
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.021|   0.000|
|reg2reg   |-0.267|-229.717|
|HEPG      |-0.267|-229.717|
|All Paths |-0.267|-229.717|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.267|   -0.267|-229.717| -229.717|    61.83%|   0:00:00.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.266|   -0.266|-227.812| -227.812|    61.83%|   0:06:24.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.266|   -0.266|-227.693| -227.693|    61.84%|   0:00:09.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.266|   -0.266|-227.069| -227.069|    61.83%|   0:00:56.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.266|   -0.266|-226.952| -226.952|    61.83%|   0:00:13.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.263|   -0.263|-225.308| -225.308|    61.97%|   0:00:13.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.263|   -0.263|-225.060| -225.060|    61.96%|   0:01:37.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.263|   -0.263|-225.051| -225.051|    61.96%|   0:00:08.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.263|   -0.263|-224.266| -224.266|    62.05%|   0:00:09.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.262|   -0.262|-223.768| -223.768|    62.06%|   0:00:04.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.262|   -0.262|-223.512| -223.512|    62.06%|   0:01:55.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.262|   -0.262|-222.778| -222.778|    62.16%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.262|   -0.262|-222.666| -222.666|    62.16%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.262|   -0.262|-222.631| -222.631|    62.15%|   0:00:35.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.262|   -0.262|-221.795| -221.795|    62.18%|   0:00:21.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.262|   -0.262|-221.793| -221.793|    62.18%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.262|   -0.262|-221.063| -221.063|    62.22%|   0:00:08.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.262|   -0.262|-220.693| -220.693|    62.23%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.262|   -0.262|-220.350| -220.350|    62.23%|   0:01:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.262|   -0.262|-220.144| -220.144|    62.28%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.262|   -0.262|-220.058| -220.058|    62.28%|   0:00:15.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.262|   -0.262|-219.952| -219.952|    62.30%|   0:00:07.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.262|   -0.262|-219.153| -219.153|    62.31%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.262|   -0.262|-218.929| -218.929|    62.31%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.262|   -0.262|-218.801| -218.801|    62.31%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.262|   -0.262|-218.665| -218.665|    62.34%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.262|   -0.262|-217.866| -217.866|    62.34%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.262|   -0.262|-217.341| -217.341|    62.34%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-216.736| -216.736|    62.35%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-216.324| -216.324|    62.39%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-216.186| -216.186|    62.39%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.262|   -0.262|-216.027| -216.027|    62.39%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.262|   -0.262|-215.649| -215.649|    62.39%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-215.428| -215.428|    62.41%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-215.376| -215.376|    62.41%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-214.639| -214.639|    62.42%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.262|   -0.262|-214.238| -214.238|    62.42%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-214.081| -214.081|    62.42%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-213.458| -213.458|    62.42%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-212.969| -212.969|    62.42%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-212.796| -212.796|    62.42%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-212.730| -212.730|    62.42%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-212.220| -212.220|    62.42%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-211.909| -211.909|    62.42%|   0:00:04.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-211.456| -211.456|    62.45%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-211.378| -211.378|    62.45%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-211.310| -211.310|    62.46%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.262|   -0.262|-211.003| -211.003|    62.46%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-210.921| -210.921|    62.46%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-210.190| -210.190|    62.46%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-209.939| -209.939|    62.46%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-209.825| -209.825|    62.46%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-209.517| -209.517|    62.49%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-209.066| -209.066|    62.49%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-208.827| -208.827|    62.50%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-208.797| -208.797|    62.50%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.262|   -0.262|-206.997| -206.997|    62.51%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-206.476| -206.476|    62.51%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.262|   -0.262|-206.362| -206.362|    62.51%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-206.293| -206.293|    62.51%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.262|   -0.262|-206.084| -206.084|    62.51%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-205.699| -205.699|    62.51%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-205.299| -205.299|    62.51%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.262|   -0.262|-204.753| -204.753|    62.51%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-204.452| -204.452|    62.51%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-204.367| -204.367|    62.52%|   0:00:05.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-204.072| -204.072|    62.52%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-203.505| -203.505|    62.53%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-203.458| -203.458|    62.53%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-203.390| -203.390|    62.53%|   0:00:12.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-203.190| -203.190|    62.54%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-203.152| -203.152|    62.54%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.767| -202.767|    62.55%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.651| -202.651|    62.55%|   0:00:03.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.514| -202.514|    62.55%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.507| -202.507|    62.55%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.415| -202.415|    62.56%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.392| -202.392|    62.56%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.330| -202.330|    62.57%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-202.291| -202.291|    62.57%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-201.603| -201.603|    62.57%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-201.192| -201.192|    62.58%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-200.805| -200.805|    62.58%|   0:00:11.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-200.139| -200.139|    62.61%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-199.846| -199.846|    62.62%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.829| -199.829|    62.62%|   0:00:03.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.740| -199.740|    62.63%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.703| -199.703|    62.63%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.657| -199.657|    62.63%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.641| -199.641|    62.63%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.542| -199.542|    62.63%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.427| -199.427|    62.64%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.280| -199.280|    62.64%|   0:00:08.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.160| -199.160|    62.64%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-199.159| -199.159|    62.64%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-198.630| -198.630|    62.65%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-198.373| -198.373|    62.65%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-198.217| -198.217|    62.66%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-198.207| -198.207|    62.66%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-198.198| -198.198|    62.66%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.262|   -0.262|-197.360| -197.360|    62.67%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-197.229| -197.229|    62.66%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-197.223| -197.223|    62.66%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-197.136| -197.136|    62.67%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.941| -196.941|    62.67%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.772| -196.772|    62.67%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.659| -196.659|    62.67%|   0:00:03.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.492| -196.492|    62.68%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.433| -196.433|    62.68%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.262|   -0.262|-196.047| -196.047|    62.68%|   0:00:02.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.262|   -0.262|-195.986| -195.986|    62.68%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.877| -195.877|    62.68%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.865| -195.865|    62.69%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.783| -195.783|    62.69%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.687| -195.687|    62.69%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.680| -195.680|    62.69%|   0:00:01.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.668| -195.668|    62.69%|   0:00:00.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.671| -195.671|    62.71%|   0:00:08.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.262|   -0.262|-195.671| -195.671|    62.71%|   0:00:06.0| 2266.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:19 real=0:17:24 mem=2266.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:19 real=0:17:24 mem=2266.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.021|   0.000|
|reg2reg   |-0.262|-195.671|
|HEPG      |-0.262|-195.671|
|All Paths |-0.262|-195.671|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.262 TNS Slack -195.671 Density 62.71
*** Starting refinePlace (2:22:33 mem=2266.5M) ***
Total net bbox length = 4.174e+05 (2.059e+05 2.115e+05) (ext = 1.278e+04)
Move report: Timing Driven Placement moves 2295 insts, mean move: 6.71 um, max move: 44.40 um
	Max move on inst (FE_RC_9779_0): (230.20, 434.80) --> (207.40, 456.40)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2316.1MB
Move report: Detail placement moves 6693 insts, mean move: 1.12 um, max move: 9.00 um
	Max move on inst (FE_RC_10828_0): (118.60, 209.80) --> (127.60, 209.80)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 2316.1MB
Summary Report:
Instances move: 7887 (out of 27222 movable)
Instances flipped: 384
Mean displacement: 2.78 um
Max displacement: 44.60 um (Instance: FE_RC_9779_0) (230.2, 434.8) -> (207.2, 456.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.191e+05 (2.063e+05 2.129e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 2316.1MB
*** Finished refinePlace (2:22:41 mem=2316.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2316.1M)


Density : 0.6271
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.7 real=0:00:09.0 mem=2316.1M) ***
** GigaOpt Optimizer WNS Slack -0.275 TNS Slack -197.204 Density 62.71
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.021|   0.000|
|reg2reg   |-0.275|-197.204|
|HEPG      |-0.275|-197.204|
|All Paths |-0.275|-197.204|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 801 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:17:28 real=0:17:33 mem=2316.1M) ***

(I,S,L,T): WC_VIEW: 68.1569, 27.1472, 1.27112, 96.5752
*** SetupOpt [finish] : cpu/real = 0:17:37.7/0:17:43.2 (1.0), totSession cpu/real = 2:22:42.3/2:29:31.8 (1.0), mem = 2281.0M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:43.0/2:29:32.4 (1.0), mem = 2231.1M
(I,S,L,T): WC_VIEW: 68.1569, 27.1472, 1.27112, 96.5752
Reclaim Optimization WNS Slack -0.275  TNS Slack -197.204 Density 62.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.71%|        -|  -0.275|-197.204|   0:00:00.0| 2231.1M|
|    62.71%|       72|  -0.275|-197.190|   0:00:01.0| 2269.3M|
|    62.54%|      168|  -0.272|-197.587|   0:00:05.0| 2269.3M|
|    62.11%|     1012|  -0.270|-199.386|   0:00:09.0| 2269.3M|
|    62.11%|       13|  -0.270|-199.385|   0:00:01.0| 2269.3M|
|    62.11%|        0|  -0.270|-199.385|   0:00:00.0| 2269.3M|
|    62.11%|        3|  -0.270|-199.385|   0:00:01.0| 2269.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.270  TNS Slack -199.385 Density 62.11
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:18.9) (real = 0:00:19.0) **
*** Starting refinePlace (2:23:02 mem=2285.3M) ***
Total net bbox length = 4.189e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2285.3MB
Summary Report:
Instances move: 0 (out of 27035 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.189e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2285.3MB
*** Finished refinePlace (2:23:03 mem=2285.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2285.3M)


Density : 0.6211
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2285.3M) ***
(I,S,L,T): WC_VIEW: 67.7149, 26.9, 1.2521, 95.8671
*** AreaOpt [finish] : cpu/real = 0:00:20.9/0:00:21.0 (1.0), totSession cpu/real = 2:23:03.9/2:29:53.4 (1.0), mem = 2285.3M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2212.18M, totSessionCpu=2:23:04).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:04.6/2:29:54.2 (1.0), mem = 2212.2M
(I,S,L,T): WC_VIEW: 67.7149, 26.9, 1.2521, 95.8671
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    65|    -0.05|     1|     1|    -0.00|     0|     0|     0|     0|    -0.27|  -199.38|       0|       0|       0|  62.11|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|  -199.39|       0|       0|       4|  62.11| 0:00:00.0|  2269.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|  -199.39|       0|       0|       0|  62.11| 0:00:00.0|  2269.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=2269.4M) ***

*** Starting refinePlace (2:23:09 mem=2285.4M) ***
Total net bbox length = 4.189e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Move report: Detail placement moves 7 insts, mean move: 2.20 um, max move: 3.60 um
	Max move on inst (FE_OFC98_n17667): (356.40, 357.40) --> (360.00, 357.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2288.5MB
Summary Report:
Instances move: 7 (out of 27035 movable)
Instances flipped: 0
Mean displacement: 2.20 um
Max displacement: 3.60 um (Instance: FE_OFC98_n17667) (356.4, 357.4) -> (360, 357.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.189e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2288.5MB
*** Finished refinePlace (2:23:10 mem=2288.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2288.5M)


Density : 0.6211
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2288.5M) ***
(I,S,L,T): WC_VIEW: 67.7147, 26.9004, 1.25214, 95.8672
*** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 2:23:11.1/2:30:00.7 (1.0), mem = 2253.4M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 2:18:37, real = 2:19:26, mem = 1846.4M, totSessionCpu=2:23:12 **
**optDesign ... cpu = 2:18:37, real = 2:19:26, mem = 1844.4M, totSessionCpu=2:23:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=2212.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2212.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2222.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2222.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.270  | -0.270  |  0.006  |
|           TNS (ns):|-199.387 |-199.387 |  0.000  |
|    Violating Paths:|   976   |   976   |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.106%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2222.4M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1844.67MB/3369.98MB/1899.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1845.18MB/3369.98MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1845.18MB/3369.98MB/1899.32MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT)
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 10%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 20%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 30%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 40%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 50%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 60%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 70%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 80%
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT): 90%

Finished Levelizing
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT)

Starting Activity Propagation
2023-Mar-22 19:36:04 (2023-Mar-23 02:36:04 GMT)
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT): 10%
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1846.02MB/3369.98MB/1899.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT)
 ... Calculating switching power
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT): 10%
2023-Mar-22 19:36:05 (2023-Mar-23 02:36:05 GMT): 20%
2023-Mar-22 19:36:06 (2023-Mar-23 02:36:06 GMT): 30%
2023-Mar-22 19:36:06 (2023-Mar-23 02:36:06 GMT): 40%
2023-Mar-22 19:36:06 (2023-Mar-23 02:36:06 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 19:36:06 (2023-Mar-23 02:36:06 GMT): 60%
2023-Mar-22 19:36:06 (2023-Mar-23 02:36:06 GMT): 70%
2023-Mar-22 19:36:07 (2023-Mar-23 02:36:07 GMT): 80%
2023-Mar-22 19:36:07 (2023-Mar-23 02:36:07 GMT): 90%

Finished Calculating power
2023-Mar-22 19:36:08 (2023-Mar-23 02:36:08 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1846.02MB/3369.98MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1846.02MB/3369.98MB/1899.32MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1846.02MB/3369.98MB/1899.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1846.02MB/3369.98MB/1899.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 19:36:08 (2023-Mar-23 02:36:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       68.00716084 	   70.4073%
Total Switching Power:      27.29065757 	   28.2538%
Total Leakage Power:         1.29323513 	    1.3389%
Total Power:                96.59105315
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         39.29       2.256       0.349        41.9       43.38
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      28.71       25.03      0.9442       54.69       56.62
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              68.01       27.29       1.293       96.59         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      68.01       27.29       1.293       96.59         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U11729 (FA1D4):          0.07761
*              Highest Leakage Power:                    U11251 (FA1D4):        0.0002647
*                Total Cap:      1.92495e-10 F
*                Total instances in design: 27035
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1853.75MB/3369.98MB/1899.32MB)


Phase 1 finished in (cpu = 0:00:06.1) (real = 0:00:06.0) **
Finished Timing Update in (cpu = 0:00:08.9) (real = 0:00:09.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (2:23:31 mem=2295.6M) ***
Total net bbox length = 4.190e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2295.6MB
Summary Report:
Instances move: 0 (out of 27035 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.190e+05 (2.064e+05 2.126e+05) (ext = 1.278e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2295.6MB
*** Finished refinePlace (2:23:32 mem=2295.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2295.6M)


Density : 0.6208
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:32.4/2:30:22.2 (1.0), mem = 2295.6M
(I,S,L,T): WC_VIEW: 68.3184, 27.2603, 1.25123, 96.83
Reclaim Optimization WNS Slack -0.270  TNS Slack -201.456 Density 62.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.08%|        -|  -0.270|-201.456|   0:00:00.0| 2295.6M|
|    62.08%|        0|  -0.270|-201.456|   0:00:01.0| 2295.6M|
|    62.08%|      141|  -0.270|-201.531|   0:00:10.0| 2333.8M|
|    62.01%|      114|  -0.270|-201.316|   0:00:15.0| 2333.8M|
|    62.01%|        3|  -0.270|-201.316|   0:00:01.0| 2333.8M|
|    62.01%|        0|  -0.270|-201.316|   0:00:06.0| 2333.8M|
|    62.01%|        0|  -0.270|-201.316|   0:00:07.0| 2333.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.270  TNS Slack -201.316 Density 62.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:41.6) (real = 0:00:42.0) **
(I,S,L,T): WC_VIEW: 68.2904, 27.1876, 1.25004, 96.7281
*** PowerOpt [finish] : cpu/real = 0:00:41.8/0:00:41.9 (1.0), totSession cpu/real = 2:24:14.2/2:31:04.1 (1.0), mem = 2333.8M
*** Starting refinePlace (2:24:15 mem=2333.8M) ***
Total net bbox length = 4.192e+05 (2.070e+05 2.122e+05) (ext = 1.280e+04)
Move report: Detail placement moves 73 insts, mean move: 1.43 um, max move: 5.20 um
	Max move on inst (FE_RC_10434_0): (404.00, 58.60) --> (407.40, 60.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2333.8MB
Summary Report:
Instances move: 73 (out of 26898 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 5.20 um (Instance: FE_RC_10434_0) (404, 58.6) -> (407.4, 60.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.193e+05 (2.070e+05 2.122e+05) (ext = 1.280e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2333.8MB
*** Finished refinePlace (2:24:15 mem=2333.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2333.8M)


Density : 0.6201
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2333.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:17.4/2:31:07.3 (1.0), mem = 2333.8M
(I,S,L,T): WC_VIEW: 68.2904, 27.1877, 1.25004, 96.7282
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.270|   -0.270|-201.316| -201.316|    62.01%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.8 real=0:00:02.0 mem=2362.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=2362.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 68.2904, 27.1877, 1.25004, 96.7282
*** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.6 (1.0), totSession cpu/real = 2:24:26.7/2:31:16.9 (1.0), mem = 2352.9M
Executing incremental physical updates
*** Starting refinePlace (2:24:27 mem=2352.9M) ***
Total net bbox length = 4.193e+05 (2.070e+05 2.122e+05) (ext = 1.280e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2352.9MB
Summary Report:
Instances move: 0 (out of 26898 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.193e+05 (2.070e+05 2.122e+05) (ext = 1.280e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2352.9MB
*** Finished refinePlace (2:24:28 mem=2352.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2352.9M)


Density : 0.6201
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2352.9M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1874.52MB/3500.58MB/1899.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1874.52MB/3500.58MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1874.52MB/3500.58MB/1899.32MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT)
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 10%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 20%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 30%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 40%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 50%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 60%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 70%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 80%
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT): 90%

Finished Levelizing
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT)

Starting Activity Propagation
2023-Mar-22 19:37:19 (2023-Mar-23 02:37:19 GMT)
2023-Mar-22 19:37:20 (2023-Mar-23 02:37:20 GMT): 10%
2023-Mar-22 19:37:20 (2023-Mar-23 02:37:20 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:37:20 (2023-Mar-23 02:37:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1875.08MB/3500.58MB/1899.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 19:37:20 (2023-Mar-23 02:37:20 GMT)
 ... Calculating switching power
2023-Mar-22 19:37:20 (2023-Mar-23 02:37:20 GMT): 10%
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 20%
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 30%
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 40%
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 60%
2023-Mar-22 19:37:21 (2023-Mar-23 02:37:21 GMT): 70%
2023-Mar-22 19:37:22 (2023-Mar-23 02:37:22 GMT): 80%
2023-Mar-22 19:37:22 (2023-Mar-23 02:37:22 GMT): 90%

Finished Calculating power
2023-Mar-22 19:37:23 (2023-Mar-23 02:37:23 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1875.08MB/3500.58MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.08MB/3500.58MB/1899.32MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=1875.08MB/3500.58MB/1899.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1875.08MB/3500.58MB/1899.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 19:37:23 (2023-Mar-23 02:37:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       67.90934686 	   70.4441%
Total Switching Power:      27.20162694 	   28.2169%
Total Leakage Power:         1.29083851 	    1.3390%
Total Power:                96.40181194
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         39.29       2.259       0.349        41.9       43.46
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      28.62       24.94      0.9418        54.5       56.54
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              67.91        27.2       1.291        96.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      67.91        27.2       1.291        96.4         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U11729 (FA1D4):          0.07761
*              Highest Leakage Power:                    U11251 (FA1D4):        0.0002647
*                Total Cap:      1.91919e-10 F
*                Total instances in design: 26898
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1876.88MB/3500.58MB/1899.32MB)

** Power Reclaim End WNS Slack -0.270  TNS Slack -201.316 
End: Power Optimization (cpu=0:01:14, real=0:01:15, mem=2212.79M, totSessionCpu=2:24:34).
**optDesign ... cpu = 2:19:59, real = 2:20:48, mem = 1845.0M, totSessionCpu=2:24:34 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=26898 and nets=29231 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2196.273M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:1024   (Analysis view: WC_VIEW)
 Advancing count:1024, Max:-240.0(ps) Min:-240.0(ps) Total:-245760.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2215.17 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2215.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28709  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28709 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 718 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 4.123620e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 27991 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.951026e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       178( 0.26%)        12( 0.02%)         2( 0.00%)   ( 0.28%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        27( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       143( 0.21%)         2( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M8  (8)        38( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              401( 0.09%)        14( 0.00%)         2( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.87 sec, Real: 1.02 sec, Curr Mem: 2221.53 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2211.53)
Total number of fetched objects 28709
End delay calculation. (MEM=2261.2 CPU=0:00:04.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2261.2 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=2:24:44 mem=2261.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1880.02MB/3408.91MB/1899.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1880.02MB/3408.91MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1880.02MB/3408.91MB/1899.32MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT)
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 10%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 20%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 30%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 40%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 50%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 60%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 70%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 80%
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT): 90%

Finished Levelizing
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT)

Starting Activity Propagation
2023-Mar-22 19:37:35 (2023-Mar-23 02:37:35 GMT)
2023-Mar-22 19:37:36 (2023-Mar-23 02:37:36 GMT): 10%
2023-Mar-22 19:37:36 (2023-Mar-23 02:37:36 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:37:36 (2023-Mar-23 02:37:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1880.41MB/3408.91MB/1899.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 19:37:36 (2023-Mar-23 02:37:36 GMT)
 ... Calculating switching power
2023-Mar-22 19:37:36 (2023-Mar-23 02:37:36 GMT): 10%
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 20%
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 30%
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 40%
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 60%
2023-Mar-22 19:37:37 (2023-Mar-23 02:37:37 GMT): 70%
2023-Mar-22 19:37:38 (2023-Mar-23 02:37:38 GMT): 80%
2023-Mar-22 19:37:38 (2023-Mar-23 02:37:38 GMT): 90%

Finished Calculating power
2023-Mar-22 19:37:39 (2023-Mar-23 02:37:39 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1880.41MB/3408.91MB/1899.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1880.41MB/3408.91MB/1899.32MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1880.41MB/3408.91MB/1899.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1880.41MB/3408.91MB/1899.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 19:37:39 (2023-Mar-23 02:37:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       67.90937973 	   70.4441%
Total Switching Power:      27.20162694 	   28.2169%
Total Leakage Power:         1.29083851 	    1.3390%
Total Power:                96.40184480
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         39.29       2.259       0.349        41.9       43.46
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      28.62       24.94      0.9418        54.5       56.54
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              67.91        27.2       1.291        96.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      67.91        27.2       1.291        96.4         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1884.36MB/3408.91MB/1899.32MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 2:20:14, real = 2:21:04, mem = 1840.0M, totSessionCpu=2:24:50 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:20:14, real = 2:21:04, mem = 1836.2M, totSessionCpu=2:24:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=2204.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2204.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2214.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2206.2M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2204.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.269  | -0.269  |  0.006  |
|           TNS (ns):|-201.222 |-201.222 |  0.000  |
|    Violating Paths:|  1000   |  1000   |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.006%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2204.2M
**optDesign ... cpu = 2:20:17, real = 2:21:07, mem = 1827.5M, totSessionCpu=2:24:52 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.19434' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:22:57, real = 2:23:51, mem = 2141.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 19:37:44, mem=1753.0M)
% Begin Save ccopt configuration ... (date=03/22 19:37:44, mem=1753.0M)
% End Save ccopt configuration ... (date=03/22 19:37:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.2M, current mem=1753.2M)
% Begin Save netlist data ... (date=03/22 19:37:44, mem=1753.2M)
Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 19:37:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1753.2M, current mem=1753.2M)
Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 19:37:44, mem=1753.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 19:37:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.9M, current mem=1753.9M)
Saving scheduling_file.cts.19434 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 19:37:45, mem=1754.1M)
% End Save clock tree data ... (date=03/22 19:37:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.1M, current mem=1754.1M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 19:37:45, mem=1754.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 19:37:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1754.2M, current mem=1754.2M)
Saving PG file placement.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2141.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 19:37:46, mem=1754.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/22 19:37:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.2M, current mem=1754.2M)
% Begin Save routing data ... (date=03/22 19:37:46, mem=1754.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2141.0M) ***
% End Save routing data ... (date=03/22 19:37:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=1754.4M, current mem=1754.4M)
Saving property file placement.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2144.0M) ***
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/22 19:37:46, mem=1754.4M)
% End Save power constraints data ... (date=03/22 19:37:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.4M, current mem=1754.4M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/22 19:37:48, total cpu=0:00:03.0, real=0:00:04.0, peak res=1755.7M, current mem=1755.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 19:37:56, mem=1732.0M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 5024 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2157.8M, init mem=2160.0M)
*info: Placed = 26898         
*info: Unplaced = 0           
Placement Density:62.01%(127805/206116)
Placement Density (including fixed std cells):62.01%(127805/206116)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2157.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       5024
  Delay constrained sinks:     5024
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 5024 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.0 real=0:00:02.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:02.1)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 19:38:02 (2023-Mar-23 02:38:02 GMT)
2023-Mar-22 19:38:02 (2023-Mar-23 02:38:02 GMT): 10%
2023-Mar-22 19:38:03 (2023-Mar-23 02:38:03 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:38:03 (2023-Mar-23 02:38:03 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 1024 advancing pin insertion delay (20.382% of 5024 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5024 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2230.27 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2230.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28709  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28709 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 718 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.06% V. EstWL: 4.123620e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 27991 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.951026e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       178( 0.26%)        12( 0.02%)         2( 0.00%)   ( 0.28%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        27( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       143( 0.21%)         2( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M8  (8)        38( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              401( 0.09%)        14( 0.00%)         2( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96416
[NR-eGR]     M2  (2V) length: 1.841422e+05um, number of vias: 141239
[NR-eGR]     M3  (3H) length: 2.051690e+05um, number of vias: 10593
[NR-eGR]     M4  (4V) length: 4.814326e+04um, number of vias: 5821
[NR-eGR]     M5  (5H) length: 2.810770e+04um, number of vias: 4556
[NR-eGR]     M6  (6V) length: 8.685340e+03um, number of vias: 3892
[NR-eGR]     M7  (7H) length: 2.259680e+04um, number of vias: 4726
[NR-eGR]     M8  (8V) length: 1.957420e+04um, number of vias: 0
[NR-eGR] Total length: 5.164185e+05um, number of vias: 267243
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.716510e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.52 sec, Real: 1.72 sec, Curr Mem: 2190.27 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.6 real=0:00:01.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       5024
  Delay constrained sinks:     5024
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 5024 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.6 real=0:00:04.8)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=614.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=614.160um^2
      hp wire lengths  : top=0.000um, trunk=1847.600um, leaf=5374.100um, total=7221.700um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 57 CKBD12: 5 
    Bottom-up phase done. (took cpu=0:00:03.0 real=0:00:03.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:25:15 mem=2244.1M) ***
Total net bbox length = 4.259e+05 (2.104e+05 2.154e+05) (ext = 1.288e+04)
Move report: Detail placement moves 857 insts, mean move: 1.04 um, max move: 4.40 um
	Max move on inst (CTS_ccl_a_buf_00203): (85.60, 253.00) --> (86.40, 249.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2244.1MB
Summary Report:
Instances move: 857 (out of 26960 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 4.40 um (Instance: CTS_ccl_a_buf_00203) (85.6, 253) -> (86.4, 249.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 4.262e+05 (2.107e+05 2.156e+05) (ext = 1.288e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2244.1MB
*** Finished refinePlace (2:25:16 mem=2244.1M) ***
    Moved 287, flipped 68 and cell swapped 0 of 5086 clock instance(s) during refinement.
    The largest move was 4.4 microns for core_instance_ofifo_inst_col_idx_5__fifo_instance_q4_reg_10_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.9 real=0:00:01.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.6,1.88)              1
    [1.88,2.16)             0
    [2.16,2.44)             0
    [2.44,2.72)             0
    [2.72,3)                1
    [3,3.28)                0
    [3.28,3.56)             0
    [3.56,3.84)             3
    [3.84,4.12)             0
    [4.12,4.4)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         4.4         (85.600,253.000)     (86.400,249.400)     CTS_ccl_a_buf_00203 (a lib_cell CKBD16) at (86.400,249.400), in power domain auto-default
         3.6         (345.400,253.000)    (345.400,249.400)    CTS_ccl_a_buf_00191 (a lib_cell CKBD16) at (345.400,249.400), in power domain auto-default
         3.6         (367.400,177.400)    (367.400,173.800)    CTS_ccl_a_buf_00189 (a lib_cell CKBD16) at (367.400,173.800), in power domain auto-default
         3.6         (85.600,253.000)     (85.600,256.600)     CTS_ccl_a_buf_00196 (a lib_cell CKBD16) at (85.600,256.600), in power domain auto-default
         2.8         (85.600,253.000)     (88.400,253.000)     CTS_ccl_a_buf_00166 (a lib_cell CKBD16) at (88.400,253.000), in power domain auto-default
         1.6         (370.200,163.000)    (371.800,163.000)    CTS_ccl_a_buf_00100 (a lib_cell CKBD16) at (371.800,163.000), in power domain auto-default
         0           (244.708,336.517)    (244.708,336.517)    CTS_ccl_a_buf_00174 (a lib_cell CKBD16) at (242.200,335.800), in power domain auto-default
         0           (229.507,354.517)    (229.507,354.517)    CTS_ccl_a_buf_00170 (a lib_cell CKBD16) at (227.000,353.800), in power domain auto-default
         0           (250.507,275.317)    (250.507,275.317)    CTS_ccl_a_buf_00162 (a lib_cell CKBD16) at (248.000,274.600), in power domain auto-default
         0           (88.907,250.118)     (88.907,250.118)     CTS_ccl_a_buf_00203 (a lib_cell CKBD16) at (86.400,249.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.5 real=0:00:02.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=614.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=614.160um^2
      cell capacitance : b=0.335pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.335pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.432pF, leaf=3.168pF, total=3.600pF
      wire lengths     : top=0.000um, trunk=2773.399um, leaf=18210.072um, total=20983.471um
      hp wire lengths  : top=0.000um, trunk=1855.200um, leaf=5378.800um, total=7234.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=8 avg=0.063ns sd=0.023ns min=0.009ns max=0.086ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.106ns {0 <= 0.063ns, 1 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 9 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 57 CKBD12: 5 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.308, max=0.431, avg=0.344, sd=0.037], skew [0.123 vs 0.057*], 79.6% {0.308, 0.365} (wid=0.039 ws=0.030) (gid=0.400 gs=0.112)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.308, max=0.431, avg=0.344, sd=0.037], skew [0.123 vs 0.057*], 79.6% {0.308, 0.365} (wid=0.039 ws=0.030) (gid=0.400 gs=0.112)
    Legalizer API calls during this step: 944 succeeded with high effort: 944 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:05.7 real=0:00:05.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        63 (unrouted=63, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 63 nets for routing of which 63 have one or more fixed wires.
(ccopt eGR): Start to route 63 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2241.85 MB )
[NR-eGR] Read 53264 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2241.85 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 53264
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28771  numIgnoredNets=28708
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 63 clock nets ( 63 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 63 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 63 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 2.043000e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 55 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 55 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.702780e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 31 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 31 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.647960e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 20 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 20 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.819580e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        20( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96540
[NR-eGR]     M2  (2V) length: 1.795298e+05um, number of vias: 138038
[NR-eGR]     M3  (3H) length: 2.053564e+05um, number of vias: 13120
[NR-eGR]     M4  (4V) length: 5.335447e+04um, number of vias: 6469
[NR-eGR]     M5  (5H) length: 2.956610e+04um, number of vias: 5011
[NR-eGR]     M6  (6V) length: 9.564340e+03um, number of vias: 3892
[NR-eGR]     M7  (7H) length: 2.259680e+04um, number of vias: 4726
[NR-eGR]     M8  (8V) length: 1.957420e+04um, number of vias: 0
[NR-eGR] Total length: 5.195421e+05um, number of vias: 267796
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.028870e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5148
[NR-eGR]     M2  (2V) length: 4.855800e+03um, number of vias: 6329
[NR-eGR]     M3  (3H) length: 7.856900e+03um, number of vias: 2603
[NR-eGR]     M4  (4V) length: 5.238600e+03um, number of vias: 648
[NR-eGR]     M5  (5H) length: 1.458400e+03um, number of vias: 455
[NR-eGR]     M6  (6V) length: 8.790000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.028870e+04um, number of vias: 15183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.028870e+04um, number of vias: 15183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 1.12 sec, Curr Mem: 2195.85 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.rgfVIXN2h
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:01.2)
    Routing using eGR only done.
Net route status summary:
  Clock:        63 (unrouted=0, trialRouted=0, noStatus=0, routed=63, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2208.73 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2208.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 15457
[NR-eGR] Read numTotalNets=28771  numIgnoredNets=63
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 28708 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 718 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.06% V. EstWL: 4.123620e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 27990 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.798404e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       188( 0.28%)        15( 0.02%)   ( 0.30%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       106( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       133( 0.19%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]      M8  (8)        38( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              481( 0.10%)        17( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.02 seconds, mem = 2217.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96540
[NR-eGR]     M2  (2V) length: 1.762391e+05um, number of vias: 137289
[NR-eGR]     M3  (3H) length: 1.992844e+05um, number of vias: 13982
[NR-eGR]     M4  (4V) length: 5.549561e+04um, number of vias: 7007
[NR-eGR]     M5  (5H) length: 3.553290e+04um, number of vias: 5148
[NR-eGR]     M6  (6V) length: 1.097662e+04um, number of vias: 3882
[NR-eGR]     M7  (7H) length: 2.259500e+04um, number of vias: 4721
[NR-eGR]     M8  (8V) length: 1.948480e+04um, number of vias: 0
[NR-eGR] Total length: 5.196084e+05um, number of vias: 268569
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 2203.9M
End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:01.6 real=0:00:01.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:03.0 real=0:00:03.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=26960 and nets=29293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2206.074M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.6)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
    cell areas       : b=614.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=614.160um^2
    cell capacitance : b=0.335pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.335pF
    sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.440pF, leaf=3.216pF, total=3.656pF
    wire lengths     : top=0.000um, trunk=2773.399um, leaf=18210.072um, total=20983.471um
    hp wire lengths  : top=0.000um, trunk=1855.200um, leaf=5378.800um, total=7234.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=8 avg=0.064ns sd=0.024ns min=0.009ns max=0.087ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.106ns {0 <= 0.063ns, 1 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 10 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 57 CKBD12: 5 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.312, max=0.433, avg=0.347, sd=0.037], skew [0.120 vs 0.057*], 79.6% {0.312, 0.370} (wid=0.039 ws=0.030) (gid=0.401 gs=0.110)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.312, max=0.433, avg=0.347, sd=0.037], skew [0.120 vs 0.057*], 79.6% {0.312, 0.370} (wid=0.039 ws=0.030) (gid=0.401 gs=0.110)
  CongRepair After Initial Clustering done. (took cpu=0:00:04.0 real=0:00:04.6)
  Stage::Clustering done. (took cpu=0:00:09.7 real=0:00:10.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430, avg=0.342, sd=0.038], skew [0.123 vs 0.057*], 79.6% {0.307, 0.364} (wid=0.039 ws=0.030) (gid=0.399 gs=0.113)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430, avg=0.342, sd=0.038], skew [0.123 vs 0.057*], 79.6% {0.307, 0.364} (wid=0.039 ws=0.030) (gid=0.399 gs=0.113)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=3.217pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2721.797um, leaf=18216.273um, total=20938.070um
      hp wire lengths  : top=0.000um, trunk=1851.600um, leaf=5378.800um, total=7230.400um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=8 avg=0.064ns sd=0.023ns min=0.009ns max=0.085ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.307, max=0.430], skew [0.123 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.428pF, leaf=3.221pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2696.697um, leaf=18242.874um, total=20939.571um
      hp wire lengths  : top=0.000um, trunk=1848.000um, leaf=5394.700um, total=7242.700um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=8 avg=0.062ns sd=0.021ns min=0.012ns max=0.074ns {2 <= 0.063ns, 6 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.313, max=0.419, avg=0.346, sd=0.034], skew [0.107 vs 0.057*], 79.6% {0.313, 0.370} (wid=0.041 ws=0.030) (gid=0.400 gs=0.110)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.313, max=0.419, avg=0.346, sd=0.034], skew [0.107 vs 0.057*], 79.6% {0.313, 0.370} (wid=0.041 ws=0.030) (gid=0.400 gs=0.110)
    Legalizer API calls during this step: 176 succeeded with high effort: 176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:02.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.1 real=0:00:12.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=616.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=616.320um^2
      cell capacitance : b=0.337pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.337pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.428pF, leaf=3.221pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2696.697um, leaf=18242.874um, total=20939.571um
      hp wire lengths  : top=0.000um, trunk=1848.000um, leaf=5394.700um, total=7242.700um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=8 avg=0.062ns sd=0.021ns min=0.012ns max=0.074ns {2 <= 0.063ns, 6 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 58 CKBD12: 4 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.313, max=0.419], skew [0.107 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.313, max=0.419], skew [0.107 vs 0.057*]
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=607.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=607.680um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.428pF, leaf=3.221pF, total=3.650pF
      wire lengths     : top=0.000um, trunk=2695.898um, leaf=18242.874um, total=20938.772um
      hp wire lengths  : top=0.000um, trunk=1848.000um, leaf=5394.700um, total=7242.700um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=8 avg=0.070ns sd=0.026ns min=0.011ns max=0.091ns {2 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 5 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 54 CKBD12: 8 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.348, max=0.433], skew [0.085 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.348, max=0.433], skew [0.085 vs 0.057*]
    Legalizer API calls during this step: 133 succeeded with high effort: 133 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
      cell areas       : b=605.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=605.520um^2
      cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=3.220pF, total=3.692pF
      wire lengths     : top=0.000um, trunk=2969.298um, leaf=18236.173um, total=21205.472um
      hp wire lengths  : top=0.000um, trunk=2066.600um, leaf=5396.800um, total=7463.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=8 avg=0.076ns sd=0.028ns min=0.012ns max=0.105ns {1 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 53 CKBD12: 9 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.374, max=0.433, avg=0.392, sd=0.016], skew [0.058 vs 0.057*], 99.3% {0.376, 0.433} (wid=0.045 ws=0.032) (gid=0.414 gs=0.073)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.374, max=0.433, avg=0.392, sd=0.016], skew [0.058 vs 0.057*], 99.3% {0.376, 0.433} (wid=0.045 ws=0.032) (gid=0.414 gs=0.073)
    Legalizer API calls during this step: 408 succeeded with high effort: 408 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::Reducing Power done. (took cpu=0:00:05.3 real=0:00:05.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.001ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 64 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
          cell areas       : b=605.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=605.520um^2
          cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.472pF, leaf=3.220pF, total=3.692pF
          wire lengths     : top=0.000um, trunk=2969.298um, leaf=18236.173um, total=21205.472um
          hp wire lengths  : top=0.000um, trunk=2066.600um, leaf=5396.800um, total=7463.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=8 avg=0.076ns sd=0.028ns min=0.012ns max=0.105ns {1 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 53 CKBD12: 9 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=62, i=0, icg=0, nicg=0, l=0, total=62
          cell areas       : b=603.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=603.360um^2
          cell capacitance : b=0.330pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.330pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
          wire lengths     : top=0.000um, trunk=2978.799um, leaf=18236.173um, total=21214.972um
          hp wire lengths  : top=0.000um, trunk=2066.600um, leaf=5396.800um, total=7463.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=8 avg=0.078ns sd=0.028ns min=0.012ns max=0.105ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 52 CKBD12: 10 
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.7 real=0:00:00.7)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
          cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
          wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
          hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
          cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
          wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
          hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
    cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
    cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
    sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
    wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
    hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
          cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
          wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
          hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432], skew [0.026 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432, avg=0.417, sd=0.007], skew [0.026 vs 0.057], 100% {0.405, 0.432} (wid=0.045 ws=0.032) (gid=0.412 gs=0.040)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.405, max=0.432, avg=0.417, sd=0.007], skew [0.026 vs 0.057], 100% {0.405, 0.432} (wid=0.045 ws=0.032) (gid=0.412 gs=0.040)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:02.8 real=0:00:02.9)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Tried: 65 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.406, max=0.432], skew [0.026 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.406, max=0.432], skew [0.026 vs 0.057]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.432 -> 0.432}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=606.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=606.600um^2
      cell capacitance : b=0.332pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.332pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2980.499um, leaf=18236.173um, total=21216.673um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=9 avg=0.072ns sd=0.032ns min=0.012ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 52 CKBD12: 10 CKBD4: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.406, max=0.432, avg=0.418, sd=0.006], skew [0.026 vs 0.057], 100% {0.406, 0.432} (wid=0.045 ws=0.032) (gid=0.413 gs=0.039)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.406, max=0.432, avg=0.418, sd=0.006], skew [0.026 vs 0.057], 100% {0.406, 0.432} (wid=0.045 ws=0.032) (gid=0.413 gs=0.039)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.432 -> 0.432}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=5.261pF fall=5.146pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.260pF fall=5.145pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
      cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2981.099um, leaf=18236.173um, total=21217.273um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=9 avg=0.074ns sd=0.033ns min=0.012ns max=0.104ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.406, max=0.433, avg=0.421, sd=0.007], skew [0.028 vs 0.057], 100% {0.406, 0.433} (wid=0.044 ws=0.032) (gid=0.413 gs=0.038)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.406, max=0.433, avg=0.421, sd=0.007], skew [0.028 vs 0.057], 100% {0.406, 0.433} (wid=0.044 ws=0.032) (gid=0.413 gs=0.038)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.432 -> 0.433}Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.0 real=0:00:01.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
      cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.220pF, total=3.694pF
      wire lengths     : top=0.000um, trunk=2981.099um, leaf=18236.173um, total=21217.273um
      hp wire lengths  : top=0.000um, trunk=2070.000um, leaf=5396.800um, total=7466.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=9 avg=0.074ns sd=0.033ns min=0.012ns max=0.104ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 37 <= 0.094ns, 6 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.406, max=0.433, avg=0.421, sd=0.007], skew [0.028 vs 0.057], 100% {0.406, 0.433} (wid=0.044 ws=0.032) (gid=0.413 gs=0.038)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.406, max=0.433, avg=0.421, sd=0.007], skew [0.028 vs 0.057], 100% {0.406, 0.433} (wid=0.044 ws=0.032) (gid=0.413 gs=0.038)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.432 -> 0.433}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.432 -> 0.433}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.432 -> 0.432}Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=4, resolved=58, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=33, accepted=20
        Max accepted move=68.600um, total accepted move=438.600um, average move=21.930um
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=8, resolved=53, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=30, accepted=13
        Max accepted move=39.400um, total accepted move=201.800um, average move=15.523um
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=23, resolved=33, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=14, accepted=12
        Max accepted move=28.600um, total accepted move=146.000um, average move=12.166um
        Legalizer API calls during this step: 139 succeeded with high effort: 139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.2 real=0:00:02.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=11, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=4.400um, total accepted move=4.400um, average move=4.400um
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=10, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=6.600um, total accepted move=6.600um, average move=6.600um
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.6 real=0:00:00.6)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 271 succeeded with high effort: 271 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.9 real=0:00:00.9)
      Move For Wirelength - branch...
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=0, resolved=5, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=2
        Max accepted move=2.400um, total accepted move=2.800um, average move=1.400um
        Move for wirelength. considered=64, filtered=64, permitted=63, cannotCompute=0, computed=63, moveTooSmall=0, resolved=3, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
        cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
        cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
        sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.365pF, leaf=3.214pF, total=3.579pF
        wire lengths     : top=0.000um, trunk=2296.899um, leaf=18211.767um, total=20508.666um
        hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=9 avg=0.064ns sd=0.028ns min=0.011ns max=0.089ns {2 <= 0.063ns, 6 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 35 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.375, max=0.429, avg=0.396, sd=0.014], skew [0.054 vs 0.057], 100% {0.375, 0.429} (wid=0.039 ws=0.029) (gid=0.409 gs=0.060)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.375, max=0.429, avg=0.396, sd=0.014], skew [0.054 vs 0.057], 100% {0.375, 0.429} (wid=0.039 ws=0.029) (gid=0.409 gs=0.060)
      Legalizer API calls during this step: 490 succeeded with high effort: 490 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:04.5 real=0:00:04.5)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 65 , Succeeded = 17 , Wirelength increased = 46 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
      cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.353pF, leaf=3.214pF, total=3.567pF
      wire lengths     : top=0.000um, trunk=2226.597um, leaf=18207.266um, total=20433.864um
      hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=9 avg=0.063ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 6 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 35 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.373, max=0.428, avg=0.394, sd=0.014], skew [0.055 vs 0.057], 100% {0.373, 0.428} (wid=0.039 ws=0.028) (gid=0.408 gs=0.062)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.373, max=0.428, avg=0.394, sd=0.014], skew [0.055 vs 0.057], 100% {0.373, 0.428} (wid=0.039 ws=0.028) (gid=0.408 gs=0.062)
    Legalizer API calls during this step: 490 succeeded with high effort: 490 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:05.0 real=0:00:05.0)
  Total capacitance is (rise=8.826pF fall=8.712pF), of which (rise=3.567pF fall=3.567pF) is wire, and (rise=5.260pF fall=5.145pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.6 real=0:00:06.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:25:38 mem=2244.2M) ***
Total net bbox length = 4.261e+05 (2.105e+05 2.155e+05) (ext = 1.291e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2244.2MB
Summary Report:
Instances move: 0 (out of 26961 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.261e+05 (2.105e+05 2.155e+05) (ext = 1.291e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2244.2MB
*** Finished refinePlace (2:25:39 mem=2244.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 5087 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Implementation done. (took cpu=0:00:15.3 real=0:00:15.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        64 (unrouted=64, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 64 nets for routing of which 64 have one or more fixed wires.
(ccopt eGR): Start to route 64 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2244.23 MB )
[NR-eGR] Read 53264 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2244.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 53264
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28772  numIgnoredNets=28708
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 64 clock nets ( 64 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 64 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.998900e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.653100e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 33 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.627980e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 16 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 16 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.587740e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        25( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96542
[NR-eGR]     M2  (2V) length: 1.761515e+05um, number of vias: 137266
[NR-eGR]     M3  (3H) length: 1.990602e+05um, number of vias: 14035
[NR-eGR]     M4  (4V) length: 5.550461e+04um, number of vias: 7015
[NR-eGR]     M5  (5H) length: 3.549750e+04um, number of vias: 5140
[NR-eGR]     M6  (6V) length: 1.091682e+04um, number of vias: 3882
[NR-eGR]     M7  (7H) length: 2.259500e+04um, number of vias: 4721
[NR-eGR]     M8  (8V) length: 1.948480e+04um, number of vias: 0
[NR-eGR] Total length: 5.192104e+05um, number of vias: 268601
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.989070e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5150
[NR-eGR]     M2  (2V) length: 4.768200e+03um, number of vias: 6306
[NR-eGR]     M3  (3H) length: 7.632700e+03um, number of vias: 2656
[NR-eGR]     M4  (4V) length: 5.247600e+03um, number of vias: 656
[NR-eGR]     M5  (5H) length: 1.423000e+03um, number of vias: 447
[NR-eGR]     M6  (6V) length: 8.192000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.989070e+04um, number of vias: 15215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.989070e+04um, number of vias: 15215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 1.12 sec, Curr Mem: 2200.23 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.rgfaHjyCv
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:01.2)
Set FIXED routing status on 64 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=64, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.1 real=0:00:01.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=26961 and nets=29294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2200.230M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.6)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
          cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=3.144pF, total=3.489pF
          wire lengths     : top=0.000um, trunk=2223.800um, leaf=17666.900um, total=19890.700um
          hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=9 avg=0.063ns sd=0.027ns min=0.011ns max=0.086ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.082ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 36 <= 0.094ns, 7 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.368, max=0.426, avg=0.391, sd=0.015], skew [0.058 vs 0.057*], 99.6% {0.369, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.064)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.368, max=0.426, avg=0.391, sd=0.015], skew [0.058 vs 0.057*], 99.6% {0.369, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.064)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=604.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=604.440um^2
          cell capacitance : b=0.331pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.331pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=3.144pF, total=3.489pF
          wire lengths     : top=0.000um, trunk=2223.800um, leaf=17666.900um, total=19890.700um
          hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=9 avg=0.063ns sd=0.027ns min=0.011ns max=0.086ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.082ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 36 <= 0.094ns, 7 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 51 CKBD12: 11 CKBD4: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.368, max=0.426, avg=0.391, sd=0.015], skew [0.058 vs 0.057*], 99.6% {0.369, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.064)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.368, max=0.426, avg=0.391, sd=0.015], skew [0.058 vs 0.057*], 99.6% {0.369, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.064)
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 289 long paths. The largest offset applied was 0.006ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       5024       289        5.752%      0.006ns       0.426ns         0.421ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         7
            0.000        0.005       258
            0.005      and above      24
          -------------------------------
          
          Mean=0.003ns Median=0.002ns Std.Dev=0.002ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 53, numSkippedDueToCloseToSkewTarget = 4
        CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
          cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=3.144pF, total=3.489pF
          wire lengths     : top=0.000um, trunk=2223.800um, leaf=17666.900um, total=19890.700um
          hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=9 avg=0.066ns sd=0.027ns min=0.011ns max=0.087ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.082ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 36 <= 0.094ns, 7 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.5 real=0:00:00.5)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
          cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=3.144pF, total=3.489pF
          wire lengths     : top=0.000um, trunk=2223.800um, leaf=17666.900um, total=19890.700um
          hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=9 avg=0.066ns sd=0.027ns min=0.011ns max=0.087ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.082ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 36 <= 0.094ns, 7 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 8 insts, 16 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
          cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
          cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
          sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.344pF, leaf=3.144pF, total=3.489pF
          wire lengths     : top=0.000um, trunk=2223.800um, leaf=17666.900um, total=19890.700um
          hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.600um, total=7107.600um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=9 avg=0.066ns sd=0.027ns min=0.011ns max=0.087ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.082ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 36 <= 0.094ns, 7 <= 0.100ns, 10 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.383, max=0.426, avg=0.403, sd=0.010], skew [0.042 vs 0.057], 100% {0.383, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:25:42 mem=2238.4M) ***
Total net bbox length = 4.261e+05 (2.105e+05 2.155e+05) (ext = 1.291e+04)
Move report: Detail placement moves 379 insts, mean move: 0.87 um, max move: 4.60 um
	Max move on inst (U3264): (329.00, 341.20) --> (326.20, 339.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2238.4MB
Summary Report:
Instances move: 379 (out of 26961 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 4.60 um (Instance: U3264) (329, 341.2) -> (326.2, 339.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.262e+05 (2.106e+05 2.156e+05) (ext = 1.291e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2238.4MB
*** Finished refinePlace (2:25:44 mem=2238.4M) ***
  Moved 57, flipped 2 and cell swapped 0 of 5087 clock instance(s) during refinement.
  The largest move was 2.8 microns for core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_18_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:05.0 real=0:00:05.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=64, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 64 nets for routing of which 64 have one or more fixed wires.
(ccopt eGR): Start to route 64 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2238.39 MB )
[NR-eGR] Read 53264 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2238.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 53264
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28772  numIgnoredNets=28708
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 64 clock nets ( 64 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 64 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.999980e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.655080e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 33 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.631040e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 15 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.531220e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        25( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96542
[NR-eGR]     M2  (2V) length: 1.761539e+05um, number of vias: 137270
[NR-eGR]     M3  (3H) length: 1.990802e+05um, number of vias: 14031
[NR-eGR]     M4  (4V) length: 5.551142e+04um, number of vias: 7008
[NR-eGR]     M5  (5H) length: 3.548530e+04um, number of vias: 5136
[NR-eGR]     M6  (6V) length: 1.091082e+04um, number of vias: 3882
[NR-eGR]     M7  (7H) length: 2.259500e+04um, number of vias: 4721
[NR-eGR]     M8  (8V) length: 1.948480e+04um, number of vias: 0
[NR-eGR] Total length: 5.192214e+05um, number of vias: 268590
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.990170e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5150
[NR-eGR]     M2  (2V) length: 4.770600e+03um, number of vias: 6310
[NR-eGR]     M3  (3H) length: 7.652700e+03um, number of vias: 2652
[NR-eGR]     M4  (4V) length: 5.254400e+03um, number of vias: 649
[NR-eGR]     M5  (5H) length: 1.410800e+03um, number of vias: 443
[NR-eGR]     M6  (6V) length: 8.132000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.990170e+04um, number of vias: 15204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.990170e+04um, number of vias: 15204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 1.05 sec, Curr Mem: 2200.39 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.rgfrbuvHY
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:01.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 64 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 64 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 19:38:44, mem=1811.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 19:38:44 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=29294)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 19:38:45 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 29292 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1843.07 (MB), peak = 1918.39 (MB)
#Merging special wires: starts on Wed Mar 22 19:39:06 2023 with memory = 1843.92 (MB), peak = 1918.39 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 19:39:06 2023
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 29.00 (MB)
#Total memory = 1844.58 (MB)
#Peak memory = 1918.39 (MB)
#
#
#Start global routing on Wed Mar 22 19:39:06 2023
#
#
#Start global routing initialization on Wed Mar 22 19:39:06 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 19:39:07 2023
#
#Start routing resource analysis on Wed Mar 22 19:39:07 2023
#
#Routing resource analysis is done on Wed Mar 22 19:39:07 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2287          80       24964    67.24%
#  M2             V        2288          84       24964     1.32%
#  M3             H        2367           0       24964     0.29%
#  M4             V        1676         696       24964     3.14%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2372           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         593           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  14543       4.53%      199712     9.00%
#
#  64 nets (0.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 19:39:07 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1847.59 (MB), peak = 1918.39 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 19:39:07 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1847.84 (MB), peak = 1918.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1854.41 (MB), peak = 1918.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1855.03 (MB), peak = 1918.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 522 (skipped).
#Total number of selected nets for routing = 64.
#Total number of unselected nets (but routable) for routing = 28708 (skipped).
#Total number of nets in the design = 29294.
#
#28708 skipped nets do not have any wires.
#64 routable nets have only global wires.
#64 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 64               0  
#------------------------------------------------
#        Total                 64               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 64          718           27990  
#-------------------------------------------------------------
#        Total                 64          718           27990  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           16(0.07%)   (0.07%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     16(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 64
#Total wire length = 18861 um.
#Total half perimeter of net bounding box = 7459 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 4362 um.
#Total wire length on LAYER M3 = 7185 um.
#Total wire length on LAYER M4 = 5217 um.
#Total wire length on LAYER M5 = 1314 um.
#Total wire length on LAYER M6 = 783 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 11644
#Up-Via Summary (total 11644):
#           
#-----------------------
# M1               5150
# M2               3554
# M3               2066
# M4                539
# M5                335
#-----------------------
#                 11644 
#
#Total number of involved priority nets 64
#Maximum src to sink distance for priority net 348.6
#Average of max src_to_sink distance for priority net 94.4
#Average of ave src_to_sink distance for priority net 52.1
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 13.01 (MB)
#Total memory = 1857.60 (MB)
#Peak memory = 1918.39 (MB)
#
#Finished global routing on Wed Mar 22 19:39:11 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.46 (MB), peak = 1918.39 (MB)
#Start Track Assignment.
#Done with 2164 horizontal wires in 2 hboxes and 3024 vertical wires in 2 hboxes.
#Done with 2132 horizontal wires in 2 hboxes and 2965 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 64
#Total wire length = 20452 um.
#Total half perimeter of net bounding box = 7459 um.
#Total wire length on LAYER M1 = 1567 um.
#Total wire length on LAYER M2 = 4336 um.
#Total wire length on LAYER M3 = 6999 um.
#Total wire length on LAYER M4 = 5402 um.
#Total wire length on LAYER M5 = 1295 um.
#Total wire length on LAYER M6 = 852 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 11644
#Up-Via Summary (total 11644):
#           
#-----------------------
# M1               5150
# M2               3554
# M3               2066
# M4                539
# M5                335
#-----------------------
#                 11644 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1864.02 (MB), peak = 1918.39 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 48.66 (MB)
#Total memory = 1864.08 (MB)
#Peak memory = 1918.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.9% of the total area was rechecked for DRC, and 52.5% required routing.
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1907.01 (MB), peak = 1918.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 64
#Total wire length = 20430 um.
#Total half perimeter of net bounding box = 7459 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 244 um.
#Total wire length on LAYER M3 = 8904 um.
#Total wire length on LAYER M4 = 9529 um.
#Total wire length on LAYER M5 = 1228 um.
#Total wire length on LAYER M6 = 525 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16154
#Total number of multi-cut vias = 62 (  0.4%)
#Total number of single cut vias = 16092 ( 99.6%)
#Up-Via Summary (total 16154):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5088 ( 98.8%)        62 (  1.2%)       5150
# M2              5138 (100.0%)         0 (  0.0%)       5138
# M3              5391 (100.0%)         0 (  0.0%)       5391
# M4               342 (100.0%)         0 (  0.0%)        342
# M5               133 (100.0%)         0 (  0.0%)        133
#-----------------------------------------------------------
#                16092 ( 99.6%)        62 (  0.4%)      16154 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:35
#Increased memory = -4.19 (MB)
#Total memory = 1859.90 (MB)
#Peak memory = 1918.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:35
#Increased memory = -4.19 (MB)
#Total memory = 1859.90 (MB)
#Peak memory = 1918.39 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:03
#Increased memory = 55.22 (MB)
#Total memory = 1867.07 (MB)
#Peak memory = 1918.39 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 19:39:47 2023
#
% End globalDetailRoute (date=03/22 19:39:47, total cpu=0:01:02, real=0:01:03, peak res=1897.1M, current mem=1866.5M)
        NanoRoute done. (took cpu=0:01:02 real=0:01:03)
      Clock detailed routing done.
Checking guided vs. routed lengths for 64 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          47
       100.000     150.000          10
       150.000     200.000           3
       200.000     250.000           2
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          43
        0.000      2.000           9
        2.000      4.000           3
        4.000      6.000           1
        6.000      8.000           0
        8.000     10.000           5
       10.000     12.000           1
       12.000     14.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_19 (98 terminals)
    Guided length:  max path =    83.400um, total =   343.599um
    Routed length:  max path =    73.800um, total =   428.660um
    Deviation:      max path =   -11.511%,  total =    24.756%

    Net CTS_20 (98 terminals)
    Guided length:  max path =    99.200um, total =   332.899um
    Routed length:  max path =    96.800um, total =   413.600um
    Deviation:      max path =    -2.419%,  total =    24.242%

    Net CTS_60 (99 terminals)
    Guided length:  max path =    65.000um, total =   326.798um
    Routed length:  max path =    59.400um, total =   403.080um
    Deviation:      max path =    -8.615%,  total =    23.342%

    Net CTS_46 (95 terminals)
    Guided length:  max path =    71.600um, total =   333.100um
    Routed length:  max path =    77.600um, total =   407.745um
    Deviation:      max path =     8.380%,  total =    22.409%

    Net CTS_28 (88 terminals)
    Guided length:  max path =    64.400um, total =   265.800um
    Routed length:  max path =    59.200um, total =   325.080um
    Deviation:      max path =    -8.075%,  total =    22.302%

    Net CTS_53 (95 terminals)
    Guided length:  max path =    77.200um, total =   333.600um
    Routed length:  max path =    73.200um, total =   407.130um
    Deviation:      max path =    -5.181%,  total =    22.041%

    Net CTS_32 (94 terminals)
    Guided length:  max path =    71.400um, total =   313.700um
    Routed length:  max path =    68.000um, total =   381.130um
    Deviation:      max path =    -4.762%,  total =    21.495%

    Net CTS_54 (99 terminals)
    Guided length:  max path =    56.000um, total =   305.200um
    Routed length:  max path =    55.800um, total =   368.600um
    Deviation:      max path =    -0.357%,  total =    20.773%

    Net CTS_48 (100 terminals)
    Guided length:  max path =    67.600um, total =   318.000um
    Routed length:  max path =    76.000um, total =   383.745um
    Deviation:      max path =    12.426%,  total =    20.675%

    Net CTS_44 (99 terminals)
    Guided length:  max path =    60.600um, total =   325.697um
    Routed length:  max path =    63.400um, total =   392.830um
    Deviation:      max path =     4.620%,  total =    20.612%

Set FIXED routing status on 64 net(s)
Set FIXED placed status on 63 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2222.55 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2235.42 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2235.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 16625
[NR-eGR] Read numTotalNets=28772  numIgnoredNets=64
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 28708 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 718 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.07% V. EstWL: 4.123980e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 27990 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.800078e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       183( 0.27%)        10( 0.01%)         1( 0.00%)   ( 0.29%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       175( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       140( 0.20%)         2( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M8  (8)        51( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              566( 0.12%)        12( 0.00%)         1( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 96542
[NR-eGR]     M2  (2V) length: 1.745529e+05um, number of vias: 136577
[NR-eGR]     M3  (3H) length: 1.986494e+05um, number of vias: 16273
[NR-eGR]     M4  (4V) length: 5.662429e+04um, number of vias: 6830
[NR-eGR]     M5  (5H) length: 3.703140e+04um, number of vias: 4813
[NR-eGR]     M6  (6V) length: 1.092274e+04um, number of vias: 3880
[NR-eGR]     M7  (7H) length: 2.259080e+04um, number of vias: 4719
[NR-eGR]     M8  (8V) length: 1.958028e+04um, number of vias: 0
[NR-eGR] Total length: 5.199517e+05um, number of vias: 269634
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.43 sec, Real: 1.61 sec, Curr Mem: 2229.55 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.7 real=0:00:01.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=64, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:05 real=0:01:07)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=26961 and nets=29294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2221.555M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
    cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
    cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
    sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
    wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
    hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
  CCOpt::Phase::Routing done. (took cpu=0:01:06 real=0:01:08)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
      cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
      wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
      hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
      cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
      wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
      hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 64, nets tested: 64, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
      cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
      wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
      hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
      cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
      cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
      sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
      wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
      hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=64, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29230 (unrouted=522, trialRouted=28708, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
    cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
    cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
    sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
    wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
    hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.9 real=0:00:02.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        63      601.560       0.329
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            63      601.560       0.329
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2230.450
  Leaf      18199.600
  Total     20430.050
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1641.000
  Leaf        5466.400
  Total       7107.400
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.329    0.349    0.678
  Leaf     4.928    3.228    8.157
  Total    5.257    3.577    8.834
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.928     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       9       0.066       0.028      0.011    0.088    {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      55       0.093       0.006      0.083    0.105    {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     51       514.080
  CKBD12    buffer     10        79.200
  CKBD8     buffer      1         5.760
  CKBD3     buffer      1         2.520
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.385     0.426     0.042       0.057         0.028           0.009           0.405        0.010     100% {0.385, 0.426}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.385     0.426     0.042       0.057         0.028           0.009           0.405        0.010     100% {0.385, 0.426}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
  cell areas       : b=601.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=601.560um^2
  cell capacitance : b=0.329pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.329pF
  sink capacitance : count=5024, total=4.928pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.349pF, leaf=3.228pF, total=3.577pF
  wire lengths     : top=0.000um, trunk=2230.450um, leaf=18199.600um, total=20430.050um
  hp wire lengths  : top=0.000um, trunk=1641.000um, leaf=5466.400um, total=7107.400um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=9 avg=0.066ns sd=0.028ns min=0.011ns max=0.088ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=55 avg=0.093ns sd=0.006ns min=0.083ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 36 <= 0.094ns, 8 <= 0.100ns, 10 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 51 CKBD12: 10 CKBD8: 1 CKBD3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.385, max=0.426, avg=0.405, sd=0.010], skew [0.042 vs 0.057], 100% {0.385, 0.426} (wid=0.038 ws=0.028) (gid=0.407 gs=0.041)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.2)
Runtime done. (took cpu=0:01:55 real=0:01:58)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS          32.44 (Init 5.15, Construction 6.82, Implementation 15.15, eGRPC 2.02, PostConditioning 2.01, Other 1.28)
Clock Runtime:  (65%) CTS services      72.99 (RefinePlace 3.94, EarlyGlobalClock 4.10, NanoRoute 63.28, ExtractRC 1.68, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          6.69 (Init 2.04, CongRepair/EGR-DP 3.72, TimingUpdate 0.92, Other 0.00)
Clock Runtime: (100%) Total            112.12

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1873.8M, totSessionCpu=2:26:53 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1880.4M, totSessionCpu=2:27:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2230.5M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2371.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2373.5M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2373.54)
Total number of fetched objects 28772
End delay calculation. (MEM=2385.06 CPU=0:00:04.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2385.06 CPU=0:00:05.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:06.0 totSessionCpu=2:27:10 mem=2385.1M)
** Profile ** Overall slacks :  cpu=0:00:07.1, mem=2385.1M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2385.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.380  | -0.380  |  0.361  |
|           TNS (ns):|-282.487 |-282.487 |  0.000  |
|    Violating Paths:|  1040   |  1040   |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.298%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2385.1M
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1967.0M, totSessionCpu=2:27:11 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26961

Instance distribution across the VT partitions:

 LVT : inst = 14520 (53.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 14520 (53.9%)

 HVT : inst = 12441 (46.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 12441 (46.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2315.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2315.1M) ***
*** Starting optimizing excluded clock nets MEM= 2315.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2315.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 64 nets with fixed/cover wires excluded.
Info: 64 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:12.0/2:34:13.0 (1.0), mem = 2315.1M
(I,S,L,T): WC_VIEW: 68.0311, 28.784, 1.2501, 98.0652
(I,S,L,T): WC_VIEW: 68.0311, 28.784, 1.2501, 98.0652
*** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 2:27:16.6/2:34:17.6 (1.0), mem = 2323.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.380
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 64 nets with fixed/cover wires excluded.
Info: 64 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:17.7/2:34:18.7 (1.0), mem = 2323.1M
(I,S,L,T): WC_VIEW: 68.0311, 28.784, 1.2501, 98.0652
*info: 64 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.380 TNS Slack -282.485 Density 62.30
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.361|   0.000|
|reg2reg   |-0.380|-282.485|
|HEPG      |-0.380|-282.485|
|All Paths |-0.380|-282.485|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.380ns TNS -282.487ns; HEPG WNS -0.380ns TNS -282.487ns; all paths WNS -0.380ns TNS -282.487ns; Real time 0:02:32
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.380|   -0.380|-282.485| -282.485|    62.30%|   0:00:00.0| 2358.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.377|   -0.377|-279.677| -279.677|    62.31%|   0:00:02.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.377|   -0.377|-279.481| -279.481|    62.31%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.365|   -0.365|-277.637| -277.637|    62.33%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.363|   -0.363|-275.257| -275.257|    62.34%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.363|   -0.363|-273.734| -273.734|    62.34%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.358|   -0.358|-271.959| -271.959|    62.37%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.356|   -0.356|-271.000| -271.000|    62.38%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.357|   -0.357|-270.071| -270.071|    62.38%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.352|   -0.352|-269.096| -269.096|    62.41%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.350|   -0.350|-268.470| -268.470|    62.40%|   0:00:02.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.350|   -0.350|-267.725| -267.725|    62.43%|   0:00:02.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.350|   -0.350|-267.707| -267.707|    62.44%|   0:00:00.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.350|   -0.350|-265.643| -265.643|    62.48%|   0:00:04.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-263.200| -263.200|    62.51%|   0:00:00.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-262.859| -262.859|    62.51%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-262.395| -262.395|    62.54%|   0:00:01.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-262.387| -262.387|    62.54%|   0:00:00.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-262.066| -262.066|    62.55%|   0:00:00.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-260.871| -260.871|    62.57%|   0:00:02.0| 2396.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.490| -260.490|    62.60%|   0:00:01.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.430| -260.430|    62.61%|   0:00:00.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.373| -260.373|    62.61%|   0:00:01.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.335| -260.335|    62.62%|   0:00:00.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.247| -260.247|    62.62%|   0:00:01.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-260.154| -260.154|    62.63%|   0:00:00.0| 2397.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.350|   -0.350|-258.879| -258.879|    62.65%|   0:00:02.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-258.190| -258.190|    62.70%|   0:00:02.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-258.085| -258.085|    62.70%|   0:00:00.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-257.651| -257.651|    62.71%|   0:00:01.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-257.638| -257.638|    62.71%|   0:00:00.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.350|   -0.350|-257.123| -257.123|    62.72%|   0:00:01.0| 2398.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.350|   -0.350|-256.827| -256.827|    62.75%|   0:00:01.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.350|   -0.350|-256.815| -256.815|    62.74%|   0:00:00.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.350|   -0.350|-256.684| -256.684|    62.76%|   0:00:02.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.350|   -0.350|-256.475| -256.475|    62.78%|   0:00:00.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.350|   -0.350|-256.255| -256.255|    62.79%|   0:00:01.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.350|   -0.350|-255.836| -255.836|    62.82%|   0:00:02.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.350|   -0.350|-255.666| -255.666|    62.82%|   0:00:00.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.350|   -0.350|-255.596| -255.596|    62.83%|   0:00:00.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.350|   -0.350|-255.569| -255.569|    62.83%|   0:00:00.0| 2399.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.350|   -0.350|-254.951| -254.951|    62.84%|   0:00:02.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.350|   -0.350|-254.682| -254.682|    62.87%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.350|   -0.350|-254.514| -254.514|    62.87%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.350|   -0.350|-254.502| -254.502|    62.87%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.350|   -0.350|-254.313| -254.313|    62.88%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.350|   -0.350|-254.183| -254.183|    62.88%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.350|   -0.350|-254.158| -254.158|    62.90%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.350|   -0.350|-254.068| -254.068|    62.90%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.350|   -0.350|-254.013| -254.013|    62.91%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.930| -253.930|    62.92%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.845| -253.845|    62.92%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.830| -253.830|    62.94%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.761| -253.761|    62.94%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.691| -253.691|    62.94%|   0:00:01.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.350|   -0.350|-253.642| -253.642|    62.94%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.350|   -0.350|-253.630| -253.630|    62.94%|   0:00:00.0| 2400.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.350|   -0.350|-253.531| -253.531|    62.95%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.350|   -0.350|-253.485| -253.485|    62.95%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.350|   -0.350|-253.462| -253.462|    62.95%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.350|   -0.350|-253.331| -253.331|    62.96%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.350|   -0.350|-252.879| -252.879|    62.96%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.350|   -0.350|-252.786| -252.786|    62.96%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.350|   -0.350|-252.676| -252.676|    62.96%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.350|   -0.350|-252.627| -252.627|    62.96%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.350|   -0.350|-251.323| -251.323|    62.97%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.350|   -0.350|-251.302| -251.302|    62.97%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.350|   -0.350|-251.096| -251.096|    62.97%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.350|   -0.350|-251.041| -251.041|    62.97%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.350|   -0.350|-250.871| -250.871|    62.98%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.350|   -0.350|-250.355| -250.355|    62.98%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.350|   -0.350|-250.278| -250.278|    62.99%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.350|   -0.350|-250.253| -250.253|    62.99%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.350|   -0.350|-249.865| -249.865|    62.99%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.350|   -0.350|-249.460| -249.460|    63.00%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.350|   -0.350|-249.103| -249.103|    63.00%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.350|   -0.350|-248.177| -248.177|    63.01%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.350|   -0.350|-248.119| -248.119|    63.01%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.350|   -0.350|-247.589| -247.589|    63.02%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.562| -247.562|    63.02%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.408| -247.408|    63.03%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.260| -247.260|    63.03%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.230| -247.230|    63.03%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.148| -247.148|    63.04%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-247.010| -247.010|    63.04%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.350|   -0.350|-246.435| -246.435|    63.04%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.350|   -0.350|-246.323| -246.323|    63.04%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-246.314| -246.314|    63.04%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-246.102| -246.102|    63.04%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-245.860| -245.860|    63.05%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.350|   -0.350|-245.403| -245.403|    63.06%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.350|   -0.350|-245.365| -245.365|    63.06%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.350|   -0.350|-245.322| -245.322|    63.06%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.350|   -0.350|-245.311| -245.311|    63.06%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.350|   -0.350|-244.885| -244.885|    63.06%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.350|   -0.350|-244.754| -244.754|    63.07%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.350|   -0.350|-244.493| -244.493|    63.07%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.350|   -0.350|-244.428| -244.428|    63.07%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.350|   -0.350|-244.381| -244.381|    63.07%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.350|   -0.350|-244.348| -244.348|    63.08%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.350|   -0.350|-244.324| -244.324|    63.08%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.350|   -0.350|-243.858| -243.858|    63.08%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.350|   -0.350|-243.834| -243.834|    63.08%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.350|   -0.350|-243.737| -243.737|    63.08%|   0:00:00.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.350|   -0.350|-243.737| -243.737|    63.08%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.8 real=0:01:01 mem=2402.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:54.9 real=0:01:01 mem=2402.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.361|   0.000|
|reg2reg   |-0.350|-243.737|
|HEPG      |-0.350|-243.737|
|All Paths |-0.350|-243.737|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.350ns TNS -243.737ns; HEPG WNS -0.350ns TNS -243.737ns; all paths WNS -0.350ns TNS -243.737ns; Real time 0:03:33
** GigaOpt Optimizer WNS Slack -0.350 TNS Slack -243.737 Density 63.08
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:22.0/2:35:29.0 (1.0), mem = 2402.8M
(I,S,L,T): WC_VIEW: 68.83, 29.2815, 1.27381, 99.3853
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.350  TNS Slack -243.737 Density 63.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.08%|        -|  -0.350|-243.737|   0:00:00.0| 2402.8M|
|    62.84%|      253|  -0.344|-242.561|   0:00:05.0| 2402.8M|
|    62.24%|     1296|  -0.341|-246.091|   0:00:13.0| 2403.9M|
|    62.24%|        3|  -0.341|-246.091|   0:00:00.0| 2405.1M|
|    62.24%|        0|  -0.341|-246.091|   0:00:01.0| 2405.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.341  TNS Slack -246.091 Density 62.24
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 64 constrained nets 
Layer 7 has 540 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.9) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 68.2924, 28.9106, 1.24914, 98.4522
*** AreaOpt [finish] : cpu/real = 0:00:20.0/0:00:20.1 (1.0), totSession cpu/real = 2:28:42.1/2:35:49.1 (1.0), mem = 2405.1M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2403.05M, totSessionCpu=2:28:42).
*** Starting refinePlace (2:28:42 mem=2403.1M) ***
Total net bbox length = 4.287e+05 (2.125e+05 2.162e+05) (ext = 1.291e+04)
Density distribution unevenness ratio = 22.743%
Move report: Detail placement moves 3685 insts, mean move: 0.67 um, max move: 5.20 um
	Max move on inst (FE_RC_11235_0): (321.20, 330.40) --> (322.80, 326.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2409.4MB
Summary Report:
Instances move: 3685 (out of 26931 movable)
Instances flipped: 0
Mean displacement: 0.67 um
Max displacement: 5.20 um (Instance: FE_RC_11235_0) (321.2, 330.4) -> (322.8, 326.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 4.301e+05 (2.134e+05 2.167e+05) (ext = 1.291e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2409.4MB
*** Finished refinePlace (2:28:44 mem=2409.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2409.4M)


Density : 0.6224
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2409.4M) ***
** GigaOpt Optimizer WNS Slack -0.341 TNS Slack -246.091 Density 62.24
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.222|   0.000|
|reg2reg   |-0.341|-246.091|
|HEPG      |-0.341|-246.091|
|All Paths |-0.341|-246.091|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 64 constrained nets 
Layer 7 has 540 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:18 real=0:01:25 mem=2409.4M) ***

(I,S,L,T): WC_VIEW: 68.2924, 28.9106, 1.24914, 98.4522
*** SetupOpt [finish] : cpu/real = 0:01:27.5/0:01:33.5 (0.9), totSession cpu/real = 2:28:45.2/2:35:52.2 (1.0), mem = 2374.3M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 64 nets with fixed/cover wires excluded.
Info: 64 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:45.4/2:35:52.4 (1.0), mem = 2326.3M
(I,S,L,T): WC_VIEW: 68.2924, 28.9106, 1.24914, 98.4522
*info: 64 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.341 TNS Slack -246.091 Density 62.24
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.222|   0.000|
|reg2reg   |-0.341|-246.091|
|HEPG      |-0.341|-246.091|
|All Paths |-0.341|-246.091|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.341ns TNS -246.091ns; HEPG WNS -0.341ns TNS -246.091ns; all paths WNS -0.341ns TNS -246.091ns; Real time 0:04:05
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.341|   -0.341|-246.091| -246.091|    62.24%|   0:00:01.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.333|   -0.333|-245.900| -245.900|    62.24%|   0:00:52.0| 2406.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.331|   -0.331|-245.646| -245.646|    62.24%|   0:00:11.0| 2406.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.331|   -0.331|-245.477| -245.477|    62.25%|   0:00:13.0| 2406.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.324|   -0.324|-244.631| -244.631|    62.27%|   0:00:05.0| 2406.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.324|   -0.324|-244.226| -244.226|    62.26%|   0:01:19.0| 2411.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.324|   -0.324|-244.184| -244.184|    62.26%|   0:00:02.0| 2411.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.322|   -0.322|-243.396| -243.396|    62.31%|   0:00:03.0| 2411.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.322|   -0.322|-243.270| -243.270|    62.31%|   0:00:15.0| 2413.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.320|   -0.320|-242.861| -242.861|    62.33%|   0:00:04.0| 2413.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.320|   -0.320|-242.836| -242.836|    62.33%|   0:00:12.0| 2413.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.317|   -0.317|-242.418| -242.418|    62.34%|   0:00:00.0| 2413.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.317|   -0.317|-242.265| -242.265|    62.35%|   0:01:04.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.314|   -0.314|-241.930| -241.930|    62.37%|   0:00:04.0| 2421.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.315|   -0.315|-241.861| -241.861|    62.37%|   0:01:25.0| 2427.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.315|   -0.315|-241.768| -241.768|    62.37%|   0:00:01.0| 2427.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.314|   -0.314|-241.747| -241.747|    62.40%|   0:00:01.0| 2427.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.312|   -0.312|-241.451| -241.451|    62.41%|   0:00:04.0| 2427.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.312|   -0.312|-241.332| -241.332|    62.41%|   0:00:32.0| 2430.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.312|   -0.312|-240.992| -240.992|    62.41%|   0:00:01.0| 2430.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.311|   -0.311|-240.864| -240.864|    62.44%|   0:00:05.0| 2431.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.311|   -0.311|-240.832| -240.832|    62.43%|   0:00:03.0| 2432.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.310|   -0.310|-240.635| -240.635|    62.45%|   0:00:07.0| 2432.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.310|   -0.310|-240.385| -240.385|    62.45%|   0:00:01.0| 2432.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.310|   -0.310|-240.188| -240.188|    62.47%|   0:00:03.0| 2433.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.310|   -0.310|-240.096| -240.096|    62.47%|   0:00:00.0| 2433.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.310|   -0.310|-239.829| -239.829|    62.51%|   0:00:06.0| 2434.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.311|   -0.311|-239.725| -239.725|    62.54%|   0:00:04.0| 2435.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 28907
End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 2 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.127|   -0.127| -72.687|  -72.687|    62.55%|   0:00:15.0| 2509.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.127|   -0.127| -72.677|  -72.677|    62.60%|   0:00:05.0| 2509.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.127|   -0.127| -72.628|  -72.628|    62.60%|   0:00:00.0| 2509.3M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_29_/Q                             |
|  -0.127|   -0.127| -67.872|  -67.872|    62.60%|   0:00:00.0| 2509.3M|        NA|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 26 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.122|   -0.122| -44.049|  -44.049|    62.61%|   0:00:06.0| 2522.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.122|   -0.122| -43.868|  -43.868|    62.61%|   0:00:04.0| 2522.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.122|   -0.122| -43.858|  -43.858|    62.63%|   0:00:01.0| 2522.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.122|   -0.122| -40.662|  -40.662|    62.64%|   0:00:01.0| 2522.8M|        NA|       NA| NA                                                 |
|  -0.122|   -0.122| -40.663|  -40.663|    62.64%|   0:00:01.0| 2522.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:28 real=0:07:31 mem=2522.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:28 real=0:07:31 mem=2522.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.177|  0.000|
|reg2reg   |-0.122|-40.663|
|HEPG      |-0.122|-40.663|
|All Paths |-0.122|-40.663|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.122ns TNS -40.661ns; HEPG WNS -0.122ns TNS -40.661ns; all paths WNS -0.122ns TNS -40.661ns; Real time 0:11:36
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -40.663 Density 62.64
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:22.2/2:43:32.2 (1.0), mem = 2522.8M
(I,S,L,T): WC_VIEW: 68.6881, 29.2262, 1.26, 99.1742
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.122  TNS Slack -40.663 Density 62.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.64%|        -|  -0.122| -40.663|   0:00:01.0| 2522.8M|
|    62.51%|      122|  -0.122| -40.399|   0:00:04.0| 2522.8M|
|    62.04%|     1042|  -0.122| -40.127|   0:00:10.0| 2522.8M|
|    62.03%|       26|  -0.122| -40.110|   0:00:01.0| 2522.8M|
|    62.03%|        0|  -0.122| -40.110|   0:00:00.0| 2522.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.122  TNS Slack -40.110 Density 62.03
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 117 constrained nets 
Layer 7 has 507 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:17.3) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 67.7678, 28.6609, 1.23952, 97.6682
*** AreaOpt [finish] : cpu/real = 0:00:17.4/0:00:17.5 (1.0), totSession cpu/real = 2:36:39.6/2:43:49.7 (1.0), mem = 2522.8M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:18, mem=2522.84M, totSessionCpu=2:36:40).
*** Starting refinePlace (2:36:40 mem=2522.8M) ***
Total net bbox length = 4.319e+05 (2.145e+05 2.174e+05) (ext = 1.291e+04)
Density distribution unevenness ratio = 22.757%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2522.8MB
Move report: Detail placement moves 2247 insts, mean move: 0.65 um, max move: 5.20 um
	Max move on inst (FE_RC_1314_0): (171.60, 299.80) --> (170.00, 296.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2526.3MB
Summary Report:
Instances move: 2247 (out of 26982 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 5.20 um (Instance: FE_RC_1314_0) (171.6, 299.8) -> (170, 296.2)
	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
Total net bbox length = 4.326e+05 (2.150e+05 2.176e+05) (ext = 1.291e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2526.3MB
*** Finished refinePlace (2:36:41 mem=2526.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2526.3M)


Density : 0.6219
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=2526.3M) ***
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -40.110 Density 62.19
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.177|  0.000|
|reg2reg   |-0.122|-40.110|
|HEPG      |-0.122|-40.110|
|All Paths |-0.122|-40.110|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.122ns TNS -40.109ns; HEPG WNS -0.122ns TNS -40.109ns; all paths WNS -0.122ns TNS -40.109ns; Real time 0:11:55
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.122|   -0.122| -40.110|  -40.110|    62.19%|   0:00:00.0| 2526.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.119|   -0.119| -39.947|  -39.947|    62.22%|   0:01:31.0| 2523.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.118|   -0.118| -40.093|  -40.093|    62.26%|   0:00:04.0| 2523.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.115|   -0.115| -40.255|  -40.255|    62.28%|   0:00:11.0| 2523.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.115|   -0.115| -40.237|  -40.237|    62.28%|   0:00:41.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.113|   -0.113| -40.299|  -40.299|    62.30%|   0:00:04.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.113|   -0.113| -40.181|  -40.181|    62.30%|   0:00:52.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.112|   -0.112| -40.497|  -40.497|    62.35%|   0:00:09.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.112|   -0.112| -36.973|  -36.973|    62.35%|   0:00:16.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.111|   -0.111| -36.912|  -36.912|    62.38%|   0:00:05.0| 2539.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.111|   -0.111| -36.904|  -36.904|    62.40%|   0:00:09.0| 2520.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.111|   -0.111| -36.880|  -36.880|    62.41%|   0:00:04.0| 2520.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.111|   -0.111| -36.874|  -36.874|    62.42%|   0:00:00.0| 2520.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.095|   -0.095| -37.670|  -37.670|    62.56%|   0:01:17.0| 2539.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.081|   -0.081| -35.305|  -35.305|    62.71%|   0:00:28.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.081|   -0.081| -31.234|  -31.234|    62.71%|   0:00:26.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.075|   -0.075| -30.656|  -30.656|    62.74%|   0:00:04.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.075|   -0.075| -24.834|  -24.834|    62.74%|   0:00:03.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.075|   -0.075| -24.824|  -24.824|    62.74%|   0:00:00.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.071|   -0.071| -24.656|  -24.656|    62.77%|   0:00:01.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.070|   -0.070| -24.744|  -24.744|    62.76%|   0:00:03.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.070|   -0.070| -24.899|  -24.899|    62.76%|   0:00:12.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.070|   -0.070| -25.030|  -25.030|    62.83%|   0:00:05.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.070|   -0.070| -25.028|  -25.028|    62.83%|   0:00:01.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.070|   -0.070| -25.028|  -25.028|    62.83%|   0:00:00.0| 2542.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:45 real=0:06:46 mem=2542.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:45 real=0:06:46 mem=2542.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.137|  0.000|
|reg2reg   |-0.070|-25.028|
|HEPG      |-0.070|-25.028|
|All Paths |-0.070|-25.028|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.070ns TNS -25.027ns; HEPG WNS -0.070ns TNS -25.027ns; all paths WNS -0.070ns TNS -25.027ns; Real time 0:18:42
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -25.028 Density 62.83
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:26.8/2:50:38.5 (1.0), mem = 2542.5M
(I,S,L,T): WC_VIEW: 68.2569, 29.0252, 1.25787, 98.54
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.070  TNS Slack -25.028 Density 62.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.83%|        -|  -0.070| -25.028|   0:00:00.0| 2542.5M|
|    62.58%|      269|  -0.070| -24.807|   0:00:05.0| 2542.5M|
|    61.83%|     1303|  -0.066| -24.461|   0:00:12.0| 2542.5M|
|    61.81%|       53|  -0.066| -24.461|   0:00:00.0| 2542.5M|
|    61.81%|        3|  -0.066| -24.461|   0:00:01.0| 2542.5M|
|    61.81%|        0|  -0.066| -24.461|   0:00:00.0| 2542.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.066  TNS Slack -24.461 Density 61.81
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 482 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.8) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 67.3991, 28.4871, 1.22504, 97.1113
*** AreaOpt [finish] : cpu/real = 0:00:20.0/0:00:20.1 (1.0), totSession cpu/real = 2:43:46.8/2:50:58.6 (1.0), mem = 2542.5M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2542.47M, totSessionCpu=2:43:47).
*** Starting refinePlace (2:43:47 mem=2542.5M) ***
Total net bbox length = 4.335e+05 (2.155e+05 2.179e+05) (ext = 1.291e+04)
Density distribution unevenness ratio = 22.770%
Density distribution unevenness ratio = 22.410%
Move report: Timing Driven Placement moves 4780 insts, mean move: 6.44 um, max move: 49.20 um
	Max move on inst (FE_RC_9093_0): (142.20, 208.00) --> (144.60, 161.20)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:04.0 MEM: 2551.6MB
Move report: Detail placement moves 3005 insts, mean move: 0.55 um, max move: 4.20 um
	Max move on inst (U16322): (303.20, 278.20) --> (302.60, 274.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2551.6MB
Summary Report:
Instances move: 5979 (out of 26915 movable)
Instances flipped: 23
Mean displacement: 5.29 um
Max displacement: 49.20 um (Instance: FE_RC_9093_0) (142.2, 208) -> (144.6, 161.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 4.365e+05 (2.178e+05 2.187e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:05.3 REAL: 0:00:05.0 MEM: 2551.6MB
*** Finished refinePlace (2:43:53 mem=2551.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2551.6M)


Density : 0.6182
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.7 real=0:00:07.0 mem=2551.6M) ***
** GigaOpt Optimizer WNS Slack -0.096 TNS Slack -26.293 Density 61.82
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.137|  0.000|
|reg2reg   |-0.096|-26.293|
|HEPG      |-0.096|-26.293|
|All Paths |-0.096|-26.293|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.095ns TNS -26.294ns; HEPG WNS -0.095ns TNS -26.294ns; all paths WNS -0.095ns TNS -26.294ns; Real time 0:19:09
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.096|   -0.096| -26.293|  -26.293|    61.82%|   0:00:00.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.085|   -0.085| -25.452|  -25.452|    61.82%|   0:00:00.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.085|   -0.085| -25.394|  -25.394|    61.82%|   0:00:10.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.081|   -0.081| -25.125|  -25.125|    61.82%|   0:00:05.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.080|   -0.080| -24.704|  -24.704|    61.82%|   0:00:17.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.078|   -0.078| -24.502|  -24.502|    61.82%|   0:00:02.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.073|   -0.073| -24.257|  -24.257|    61.82%|   0:00:04.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.073|   -0.073| -24.167|  -24.167|    61.82%|   0:00:41.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.073|   -0.073| -24.166|  -24.166|    61.82%|   0:00:00.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.071|   -0.071| -24.005|  -24.005|    61.85%|   0:00:01.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.069|   -0.069| -23.708|  -23.708|    61.87%|   0:00:12.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.069|   -0.069| -23.700|  -23.700|    61.87%|   0:00:13.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.064|   -0.064| -23.315|  -23.315|    61.89%|   0:00:02.0| 2551.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.063|   -0.063| -23.325|  -23.325|    61.89%|   0:03:19.0| 2549.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.062|   -0.062| -22.808|  -22.808|    61.99%|   0:00:15.0| 2549.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.062|   -0.062| -22.798|  -22.798|    61.99%|   0:00:35.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.061|   -0.061| -22.503|  -22.503|    62.03%|   0:00:04.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.061|   -0.061| -21.378|  -21.378|    62.03%|   0:00:02.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.060|   -0.060| -21.112|  -21.112|    62.07%|   0:00:13.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.060|   -0.060| -21.092|  -21.092|    62.18%|   0:00:08.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.061|   -0.061| -21.159|  -21.159|    62.31%|   0:00:05.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.061|   -0.061| -21.159|  -21.159|    62.33%|   0:00:01.0| 2565.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:29 real=0:06:29 mem=2565.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:29 real=0:06:29 mem=2565.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.137|  0.000|
|reg2reg   |-0.061|-21.159|
|HEPG      |-0.061|-21.159|
|All Paths |-0.061|-21.159|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.061ns TNS -21.160ns; HEPG WNS -0.061ns TNS -21.160ns; all paths WNS -0.061ns TNS -21.160ns; Real time 0:25:40
** GigaOpt Optimizer WNS Slack -0.061 TNS Slack -21.159 Density 62.33
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:50:23.3/2:57:35.7 (1.0), mem = 2565.7M
(I,S,L,T): WC_VIEW: 67.8172, 28.7872, 1.24041, 97.8448
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.061  TNS Slack -21.159 Density 62.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.33%|        -|  -0.061| -21.159|   0:00:00.0| 2565.7M|
|    62.26%|       82|  -0.061| -21.169|   0:00:04.0| 2565.7M|
|    61.96%|      678|  -0.059| -21.238|   0:00:09.0| 2565.7M|
|    61.96%|        5|  -0.059| -21.238|   0:00:00.0| 2565.7M|
|    61.96%|        0|  -0.059| -21.238|   0:00:01.0| 2565.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.059  TNS Slack -21.238 Density 61.96
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 471 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.1) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 67.5077, 28.5849, 1.22874, 97.3214
*** AreaOpt [finish] : cpu/real = 0:00:15.3/0:00:15.4 (1.0), totSession cpu/real = 2:50:38.5/2:57:51.1 (1.0), mem = 2565.7M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=2536.66M, totSessionCpu=2:50:39).
*** Starting refinePlace (2:50:39 mem=2536.7M) ***
Total net bbox length = 4.376e+05 (2.184e+05 2.192e+05) (ext = 1.284e+04)
Density distribution unevenness ratio = 22.416%
Density distribution unevenness ratio = 22.320%
Move report: Timing Driven Placement moves 594 insts, mean move: 5.44 um, max move: 31.40 um
	Max move on inst (FE_RC_11434_0): (162.00, 389.80) --> (157.60, 416.80)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2548.3MB
Move report: Detail placement moves 4881 insts, mean move: 1.38 um, max move: 20.60 um
	Max move on inst (FE_RC_11283_0): (290.00, 346.60) --> (310.60, 346.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 2551.3MB
Summary Report:
Instances move: 5281 (out of 26939 movable)
Instances flipped: 3411
Mean displacement: 1.84 um
Max displacement: 29.00 um (Instance: FE_RC_11434_0) (162, 389.8) -> (160, 416.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.309e+05 (2.118e+05 2.192e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:06.0 MEM: 2551.3MB
*** Finished refinePlace (2:50:44 mem=2551.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2551.3M)


Density : 0.6196
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.3 real=0:00:06.0 mem=2551.3M) ***
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -21.323 Density 61.96
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.137|  0.000|
|reg2reg   |-0.059|-21.323|
|HEPG      |-0.059|-21.323|
|All Paths |-0.059|-21.323|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 471 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:21:51 real=0:21:57 mem=2551.3M) ***

(I,S,L,T): WC_VIEW: 67.5079, 28.58, 1.22874, 97.3166
*** SetupOpt [finish] : cpu/real = 0:22:00.1/0:22:05.7 (1.0), totSession cpu/real = 2:50:45.5/2:57:58.1 (1.0), mem = 2516.2M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:50:45.7/2:57:58.3 (1.0), mem = 2433.2M
(I,S,L,T): WC_VIEW: 67.5079, 28.58, 1.22874, 97.3166
*info: 131 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -21.323 Density 61.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.137|  0.000|
|reg2reg   |-0.059|-21.323|
|HEPG      |-0.059|-21.323|
|All Paths |-0.059|-21.323|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.059ns TNS -21.324ns; HEPG WNS -0.059ns TNS -21.324ns; all paths WNS -0.059ns TNS -21.324ns; Real time 0:26:11
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.059|   -0.059| -21.323|  -21.323|    61.96%|   0:00:01.0| 2470.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.058|   -0.058| -18.868|  -18.868|    61.96%|   0:04:11.0| 2517.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.058|   -0.058| -17.166|  -17.166|    61.97%|   0:00:54.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.058|   -0.058| -17.142|  -17.142|    61.97%|   0:00:00.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.058|   -0.058| -16.739|  -16.739|    62.04%|   0:00:05.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.058|   -0.058| -15.281|  -15.281|    62.09%|   0:01:20.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -15.275|  -15.275|    62.10%|   0:00:00.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -14.991|  -14.991|    62.12%|   0:00:06.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -14.932|  -14.932|    62.13%|   0:00:18.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -14.915|  -14.915|    62.14%|   0:00:10.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -14.909|  -14.909|    62.15%|   0:00:01.0| 2514.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.058|   -0.058| -13.536|  -13.536|    62.15%|   0:00:24.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.058|   -0.058| -12.585|  -12.585|    62.15%|   0:00:00.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.058|   -0.058| -11.660|  -11.660|    62.16%|   0:00:02.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.058|   -0.058| -10.366|  -10.366|    62.16%|   0:00:03.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.059|   -0.059|  -9.823|   -9.823|    62.19%|   0:00:01.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.059|   -0.059|  -9.642|   -9.642|    62.20%|   0:00:01.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.059|   -0.059|  -9.616|   -9.616|    62.20%|   0:00:00.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.059|   -0.059|  -9.569|   -9.569|    62.20%|   0:00:02.0| 2533.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.059|   -0.059|  -9.505|   -9.505|    62.20%|   0:00:01.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.059|   -0.059|  -9.403|   -9.403|    62.21%|   0:00:00.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.059|   -0.059|  -9.366|   -9.366|    62.23%|   0:00:11.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.059|   -0.059|  -9.347|   -9.347|    62.23%|   0:00:01.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.059|   -0.059|  -9.358|   -9.358|    62.25%|   0:00:02.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.059|   -0.059|  -9.358|   -9.358|    62.25%|   0:00:00.0| 2514.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:54 real=0:07:55 mem=2514.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:54 real=0:07:55 mem=2514.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.137| 0.000|
|reg2reg   |-0.059|-9.358|
|HEPG      |-0.059|-9.358|
|All Paths |-0.059|-9.358|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.059ns TNS -9.357ns; HEPG WNS -0.059ns TNS -9.357ns; all paths WNS -0.059ns TNS -9.357ns; Real time 0:34:06
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -9.358 Density 62.25
*** Starting refinePlace (2:58:49 mem=2514.6M) ***
Total net bbox length = 4.322e+05 (2.126e+05 2.196e+05) (ext = 1.284e+04)
Density distribution unevenness ratio = 22.314%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2514.6MB
Move report: Detail placement moves 2012 insts, mean move: 0.56 um, max move: 4.40 um
	Max move on inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_12_): (249.00, 76.60) --> (246.40, 78.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2519.9MB
Summary Report:
Instances move: 2012 (out of 27052 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 4.40 um (Instance: core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_12_) (249, 76.6) -> (246.4, 78.4)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 4.328e+05 (2.131e+05 2.197e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2519.9MB
*** Finished refinePlace (2:58:51 mem=2519.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2519.9M)


Density : 0.6225
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2519.9M) ***
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -9.358 Density 62.25
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.137| 0.000|
|reg2reg   |-0.059|-9.358|
|HEPG      |-0.059|-9.358|
|All Paths |-0.059|-9.358|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 458 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:07:57 real=0:07:58 mem=2519.9M) ***

(I,S,L,T): WC_VIEW: 67.7911, 28.8003, 1.23665, 97.828
*** SetupOpt [finish] : cpu/real = 0:08:05.9/0:08:07.1 (1.0), totSession cpu/real = 2:58:51.6/3:06:05.4 (1.0), mem = 2484.8M
End: GigaOpt Optimization in TNS mode
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:58:52.3/3:06:06.1 (1.0), mem = 2454.9M
(I,S,L,T): WC_VIEW: 67.7911, 28.8003, 1.23665, 97.828
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.059  TNS Slack -9.358 Density 62.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.25%|        -|  -0.059|  -9.358|   0:00:00.0| 2454.9M|
|    62.22%|       67|  -0.059|  -9.350|   0:00:08.0| 2493.1M|
|    62.22%|      406|  -0.059|  -8.969|   0:00:03.0| 2493.1M|
|    62.16%|       59|  -0.059|  -9.158|   0:00:03.0| 2493.1M|
|    61.91%|      577|  -0.057|  -9.361|   0:00:08.0| 2493.1M|
|    61.90%|        5|  -0.057|  -9.361|   0:00:01.0| 2494.2M|
|    61.90%|        1|  -0.057|  -9.361|   0:00:00.0| 2494.2M|
|    61.90%|        0|  -0.057|  -9.361|   0:00:00.0| 2494.2M|
|    61.90%|       10|  -0.057|  -9.284|   0:00:01.0| 2494.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.057  TNS Slack -9.284 Density 61.90
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:25.6) (real = 0:00:26.0) **
*** Starting refinePlace (2:59:18 mem=2510.2M) ***
Total net bbox length = 4.326e+05 (2.130e+05 2.195e+05) (ext = 1.284e+04)
Move report: Detail placement moves 31 insts, mean move: 2.17 um, max move: 13.00 um
	Max move on inst (FE_RC_9860_0): (116.60, 265.60) --> (116.20, 253.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2513.3MB
Summary Report:
Instances move: 31 (out of 26913 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 13.00 um (Instance: FE_RC_9860_0) (116.6, 265.6) -> (116.2, 253)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 4.326e+05 (2.131e+05 2.196e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2513.3MB
*** Finished refinePlace (2:59:19 mem=2513.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2513.3M)


Density : 0.6190
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=2513.3M) ***
(I,S,L,T): WC_VIEW: 67.4465, 28.2308, 1.22642, 96.9037
*** AreaOpt [finish] : cpu/real = 0:00:27.5/0:00:27.6 (1.0), totSession cpu/real = 2:59:19.8/3:06:33.7 (1.0), mem = 2513.3M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=2437.18M, totSessionCpu=2:59:20).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2447.84 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2447.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 16625
[NR-eGR] Read numTotalNets=28753  numIgnoredNets=64
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28622 
[NR-eGR] Rule id: 1  Nets: 67 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.982600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 67 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.21% V. EstWL: 3.454200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 28580 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 4.870170e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       271( 0.40%)        52( 0.08%)         4( 0.01%)         1( 0.00%)   ( 0.49%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       150( 0.26%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              423( 0.09%)        52( 0.01%)         4( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 97064
[NR-eGR]     M2  (2V) length: 1.860178e+05um, number of vias: 140443
[NR-eGR]     M3  (3H) length: 2.136448e+05um, number of vias: 13974
[NR-eGR]     M4  (4V) length: 6.599300e+04um, number of vias: 3681
[NR-eGR]     M5  (5H) length: 4.559840e+04um, number of vias: 1243
[NR-eGR]     M6  (6V) length: 1.240268e+04um, number of vias: 202
[NR-eGR]     M7  (7H) length: 2.230500e+03um, number of vias: 220
[NR-eGR]     M8  (8V) length: 1.266800e+03um, number of vias: 0
[NR-eGR] Total length: 5.271539e+05um, number of vias: 256827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.852000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 1.81 sec, Curr Mem: 2427.45 MB )
Extraction called for design 'fullchip' of instances=26972 and nets=29275 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2421.453M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2429.6)
Total number of fetched objects 28753
End delay calculation. (MEM=2488.81 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2488.81 CPU=0:00:05.7 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:59:31.0/3:06:45.0 (1.0), mem = 2488.8M
(I,S,L,T): WC_VIEW: 67.4508, 28.4384, 1.22642, 97.1156
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|   -16.35|       0|       0|       0|  61.90|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|   -16.35|       0|       0|       0|  61.90| 0:00:00.0|  2510.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2510.1M) ***

(I,S,L,T): WC_VIEW: 67.4508, 28.4384, 1.22642, 97.1156
*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 2:59:36.9/3:06:50.9 (1.0), mem = 2491.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.057 -> -0.083 (bump = 0.026)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:59:37.3/3:06:51.3 (1.0), mem = 2491.0M
(I,S,L,T): WC_VIEW: 67.4508, 28.4384, 1.22642, 97.1156
*info: 131 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.084 TNS Slack -16.349 Density 61.90
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.084|-16.349|
|HEPG      |-0.084|-16.349|
|All Paths |-0.084|-16.349|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.083ns TNS -16.346ns; HEPG WNS -0.083ns TNS -16.346ns; all paths WNS -0.083ns TNS -16.346ns; Real time 0:35:03
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.084|   -0.084| -16.349|  -16.349|    61.90%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.076|   -0.076| -15.292|  -15.292|    61.90%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.076|   -0.076| -15.163|  -15.163|    61.89%|   0:00:15.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.076|   -0.076| -15.151|  -15.151|    61.89%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.073|   -0.073| -15.304|  -15.304|    61.92%|   0:00:00.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.073|   -0.073| -15.295|  -15.295|    61.91%|   0:00:04.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -15.303|  -15.303|    61.93%|   0:00:00.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -15.250|  -15.250|    61.92%|   0:00:09.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -15.082|  -15.082|    61.95%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -14.987|  -14.987|    61.95%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -14.987|  -14.987|    61.96%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.6 real=0:00:34.0 mem=2526.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.7 real=0:00:34.0 mem=2526.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.070|-14.987|
|HEPG      |-0.070|-14.987|
|All Paths |-0.070|-14.987|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.070ns TNS -14.984ns; HEPG WNS -0.070ns TNS -14.984ns; all paths WNS -0.070ns TNS -14.984ns; Real time 0:35:37
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -14.987 Density 61.96
*** Starting refinePlace (3:00:18 mem=2526.1M) ***
Total net bbox length = 4.329e+05 (2.132e+05 2.197e+05) (ext = 1.284e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2526.1MB
Summary Report:
Instances move: 0 (out of 26950 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.329e+05 (2.132e+05 2.197e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2526.1MB
*** Finished refinePlace (3:00:19 mem=2526.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2526.1M)


Density : 0.6196
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2526.1M) ***
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -14.987 Density 61.96
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.070|-14.987|
|HEPG      |-0.070|-14.987|
|All Paths |-0.070|-14.987|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:35.3 real=0:00:36.0 mem=2526.1M) ***

(I,S,L,T): WC_VIEW: 67.4943, 28.4711, 1.22757, 97.1929
*** SetupOpt [finish] : cpu/real = 0:00:43.1/0:00:44.0 (1.0), totSession cpu/real = 3:00:20.4/3:07:35.3 (1.0), mem = 2491.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.057 -> -0.070 (bump = 0.013)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -9.284 -> -14.987
Begin: GigaOpt TNS recovery
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:21.0/3:07:35.9 (1.0), mem = 2491.0M
(I,S,L,T): WC_VIEW: 67.4943, 28.4711, 1.22757, 97.1929
*info: 131 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -14.987 Density 61.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.070|-14.987|
|HEPG      |-0.070|-14.987|
|All Paths |-0.070|-14.987|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.070ns TNS -14.984ns; HEPG WNS -0.070ns TNS -14.984ns; all paths WNS -0.070ns TNS -14.984ns; Real time 0:35:48
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.070| -14.987|  -14.987|    61.96%|   0:00:00.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -13.757|  -13.757|    61.95%|   0:00:06.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -13.247|  -13.247|    61.97%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -13.055|  -13.055|    61.97%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -12.861|  -12.861|    61.98%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.070|   -0.070| -12.808|  -12.808|    61.99%|   0:00:02.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.071|   -0.071| -11.888|  -11.888|    62.01%|   0:00:04.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.071|   -0.071| -11.654|  -11.654|    62.01%|   0:00:00.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.071|   -0.071| -11.609|  -11.609|    62.01%|   0:00:01.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.071|   -0.071| -11.552|  -11.552|    62.01%|   0:00:00.0| 2526.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.071|   -0.071| -11.542|  -11.542|    62.02%|   0:00:01.0| 2524.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.071|   -0.071| -11.430|  -11.430|    62.03%|   0:00:02.0| 2521.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.071|   -0.071| -11.417|  -11.417|    62.03%|   0:00:01.0| 2521.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.071|   -0.071| -11.417|  -11.417|    62.04%|   0:00:01.0| 2521.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.0 real=0:00:21.0 mem=2521.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:21.0 mem=2521.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.071|-11.417|
|HEPG      |-0.071|-11.417|
|All Paths |-0.071|-11.417|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.071ns TNS -11.414ns; HEPG WNS -0.071ns TNS -11.414ns; all paths WNS -0.071ns TNS -11.414ns; Real time 0:36:09
** GigaOpt Optimizer WNS Slack -0.071 TNS Slack -11.417 Density 62.04
*** Starting refinePlace (3:00:50 mem=2521.6M) ***
Total net bbox length = 4.331e+05 (2.132e+05 2.199e+05) (ext = 1.284e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2521.6MB
Summary Report:
Instances move: 0 (out of 26974 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.331e+05 (2.132e+05 2.199e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2521.6MB
*** Finished refinePlace (3:00:51 mem=2521.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2521.6M)


Density : 0.6204
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2521.6M) ***
** GigaOpt Optimizer WNS Slack -0.071 TNS Slack -11.417 Density 62.04
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.071|-11.417|
|HEPG      |-0.071|-11.417|
|All Paths |-0.071|-11.417|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:22.6 real=0:00:24.0 mem=2521.6M) ***

(I,S,L,T): WC_VIEW: 67.5717, 28.5148, 1.22996, 97.3165
*** SetupOpt [finish] : cpu/real = 0:00:30.6/0:00:31.7 (1.0), totSession cpu/real = 3:00:51.6/3:08:07.6 (1.0), mem = 2486.5M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.781%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:51.8/3:08:07.7 (1.0), mem = 2486.5M
(I,S,L,T): WC_VIEW: 67.5717, 28.5148, 1.22996, 97.3165
*info: 131 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
*info: 64 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.071 TNS Slack -11.417 Density 62.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.071|-11.417|
|HEPG      |-0.071|-11.417|
|All Paths |-0.071|-11.417|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.071ns TNS -11.414ns; HEPG WNS -0.071ns TNS -11.414ns; all paths WNS -0.071ns TNS -11.414ns; Real time 0:36:20
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.071|   -0.071| -11.417|  -11.417|    62.04%|   0:00:00.0| 2521.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.071|   -0.071| -11.417|  -11.417|    62.04%|   0:00:02.0| 2521.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2521.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=2521.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.071|-11.417|
|HEPG      |-0.071|-11.417|
|All Paths |-0.071|-11.417|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.071ns TNS -11.414ns; HEPG WNS -0.071ns TNS -11.414ns; all paths WNS -0.071ns TNS -11.414ns; Real time 0:36:22
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.142|  0.000|
|reg2reg   |-0.071|-11.417|
|HEPG      |-0.071|-11.417|
|All Paths |-0.071|-11.417|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=2521.6M) ***

(I,S,L,T): WC_VIEW: 67.5717, 28.5148, 1.22996, 97.3165
*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.7 (1.0), totSession cpu/real = 3:01:02.1/3:08:18.5 (1.0), mem = 2486.5M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:34:10, real = 0:34:26, mem = 2078.1M, totSessionCpu=3:01:03 **
**optDesign ... cpu = 0:34:10, real = 0:34:26, mem = 2076.1M, totSessionCpu=3:01:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=2438.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2438.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2448.5M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2448.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.071  | -0.071  |  0.143  |
|           TNS (ns):| -11.414 | -11.414 |  0.000  |
|    Violating Paths:|   313   |   313   |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.040%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2448.5M
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2076.30MB/3604.20MB/2125.61MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2076.30MB/3604.20MB/2125.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2076.30MB/3604.20MB/2125.61MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT)
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 10%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 20%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 30%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 40%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 50%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 60%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 70%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 80%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 90%

Finished Levelizing
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT)

Starting Activity Propagation
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT)
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 10%
2023-Mar-22 20:14:22 (2023-Mar-23 03:14:22 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2076.97MB/3604.20MB/2125.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT)
 ... Calculating switching power
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT): 10%
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT): 20%
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT): 30%
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT): 40%
2023-Mar-22 20:14:23 (2023-Mar-23 03:14:23 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:14:24 (2023-Mar-23 03:14:24 GMT): 60%
2023-Mar-22 20:14:24 (2023-Mar-23 03:14:24 GMT): 70%
2023-Mar-22 20:14:24 (2023-Mar-23 03:14:24 GMT): 80%
2023-Mar-22 20:14:25 (2023-Mar-23 03:14:25 GMT): 90%

Finished Calculating power
2023-Mar-22 20:14:26 (2023-Mar-23 03:14:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=2076.98MB/3604.20MB/2125.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2076.98MB/3604.20MB/2125.61MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2076.98MB/3604.20MB/2125.61MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2076.98MB/3604.20MB/2125.61MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:14:26 (2023-Mar-23 03:14:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       69.70437281 	   65.9780%
Total Switching Power:      34.64983940 	   32.7975%
Total Leakage Power:         1.29368568 	    1.2245%
Total Power:               105.64789751
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.93       2.326       0.348        41.6       39.38
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      28.18        26.2      0.9248        55.3       52.35
Clock (Combinational)              2.594       6.127     0.02087       8.741       8.274
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               69.7       34.65       1.294       105.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       69.7       34.65       1.294       105.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.594       6.127     0.02087       8.741       8.274
-----------------------------------------------------------------------------------------
Total                              2.594       6.127     0.02087       8.741       8.274
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00152 (CKBD16):           0.1461
*              Highest Leakage Power:                     U6183 (FA1D4):        0.0002638
*                Total Cap:      2.06976e-10 F
*                Total instances in design: 27033
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2084.45MB/3604.20MB/2125.61MB)


Phase 1 finished in (cpu = 0:01:48) (real = 0:01:48) **

Phase 2 finished in (cpu = 0:00:34.3) (real = 0:00:34.0) **

Phase 3 finished in (cpu = 0:00:09.4) (real = 0:00:09.0) **
Finished Timing Update in (cpu = 0:02:35) (real = 0:02:35) **
OPT: Doing preprocessing before recovery...
skewClock sized 17 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
*** Starting refinePlace (3:04:04 mem=2597.2M) ***
Total net bbox length = 4.353e+05 (2.154e+05 2.199e+05) (ext = 1.284e+04)
Move report: Detail placement moves 39 insts, mean move: 1.62 um, max move: 4.20 um
	Max move on inst (U6062): (338.60, 344.80) --> (339.20, 341.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2597.2MB
Summary Report:
Instances move: 39 (out of 26974 movable)
Instances flipped: 0
Mean displacement: 1.62 um
Max displacement: 4.20 um (Instance: U6062) (338.6, 344.8) -> (339.2, 341.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
Total net bbox length = 4.353e+05 (2.154e+05 2.199e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2597.2MB
*** Finished refinePlace (3:04:05 mem=2597.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2597.2M)


Density : 0.5837
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:05.7/3:11:22.1 (1.0), mem = 2597.2M
(I,S,L,T): WC_VIEW: 63.5633, 26.0687, 1.09298, 90.725
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.005  TNS Slack -0.028 Density 58.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.37%|        -|  -0.005|  -0.028|   0:00:00.0| 2597.2M|
|    58.37%|        0|  -0.005|  -0.028|   0:00:01.0| 2597.2M|
|    58.16%|      452|  -0.005|  -0.028|   0:00:17.0| 2594.2M|
|    58.15%|       38|  -0.005|  -0.028|   0:00:03.0| 2594.2M|
|    58.15%|        4|  -0.005|  -0.028|   0:00:01.0| 2594.2M|
|    58.00%|      779|  -0.005|  -0.027|   0:00:15.0| 2594.2M|
|    57.97%|       66|  -0.005|  -0.027|   0:00:08.0| 2594.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.028 Density 57.97
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:47.7) (real = 0:00:48.0) **
(I,S,L,T): WC_VIEW: 63.3103, 25.7312, 1.08282, 90.1243
*** PowerOpt [finish] : cpu/real = 0:00:47.9/0:00:48.0 (1.0), totSession cpu/real = 3:04:53.6/3:12:10.1 (1.0), mem = 2594.2M
*** Starting refinePlace (3:04:54 mem=2594.2M) ***
Total net bbox length = 4.346e+05 (2.154e+05 2.192e+05) (ext = 1.284e+04)
Move report: Detail placement moves 205 insts, mean move: 1.00 um, max move: 5.00 um
	Max move on inst (FE_RC_11425_0): (166.40, 424.00) --> (165.00, 420.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2594.2MB
Summary Report:
Instances move: 205 (out of 26387 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 5.00 um (Instance: FE_RC_11425_0) (166.4, 424) -> (165, 420.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 4.347e+05 (2.155e+05 2.192e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2594.2MB
*** Finished refinePlace (3:04:55 mem=2594.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2594.2M)


Density : 0.5797
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2594.2M) ***
Checking setup slack degradation ...
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:56.8/3:12:13.3 (1.0), mem = 2594.2M
(I,S,L,T): WC_VIEW: 63.3103, 25.7312, 1.08282, 90.1243
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.005|  -0.028|   -0.028|    57.97%|   0:00:00.0| 2603.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_11_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2622.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2622.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 63.3103, 25.7312, 1.08282, 90.1243
*** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:09.1 (1.0), totSession cpu/real = 3:05:05.6/3:12:22.4 (1.0), mem = 2613.3M
Executing incremental physical updates
*** Starting refinePlace (3:05:06 mem=2613.3M) ***
Total net bbox length = 4.347e+05 (2.155e+05 2.192e+05) (ext = 1.284e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2613.3MB
Summary Report:
Instances move: 0 (out of 26387 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.347e+05 (2.155e+05 2.192e+05) (ext = 1.284e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2613.3MB
*** Finished refinePlace (3:05:07 mem=2613.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2613.3M)


Density : 0.5797
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2613.3M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2150.15MB/3769.02MB/2150.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2150.15MB/3769.02MB/2150.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2150.15MB/3769.02MB/2150.55MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT)
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 10%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 20%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 30%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 40%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 50%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 60%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 70%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 80%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 90%

Finished Levelizing
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT)

Starting Activity Propagation
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT)
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 10%
2023-Mar-22 20:18:25 (2023-Mar-23 03:18:25 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT)
 ... Calculating switching power
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT): 10%
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT): 20%
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT): 30%
2023-Mar-22 20:18:26 (2023-Mar-23 03:18:26 GMT): 40%
2023-Mar-22 20:18:27 (2023-Mar-23 03:18:27 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:18:27 (2023-Mar-23 03:18:27 GMT): 60%
2023-Mar-22 20:18:27 (2023-Mar-23 03:18:27 GMT): 70%
2023-Mar-22 20:18:27 (2023-Mar-23 03:18:27 GMT): 80%
2023-Mar-22 20:18:28 (2023-Mar-23 03:18:28 GMT): 90%

Finished Calculating power
2023-Mar-22 20:18:29 (2023-Mar-23 03:18:29 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:18:29 (2023-Mar-23 03:18:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       65.36679845 	   66.4855%
Total Switching Power:      31.81360034 	   32.3581%
Total Leakage Power:         1.13693963 	    1.1564%
Total Power:                98.31733810
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.72        2.23      0.3404       41.29          42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      24.15       23.52      0.7764       48.44       49.27
Clock (Combinational)                2.5       6.065     0.02005       8.585       8.732
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              65.37       31.81       1.137       98.32         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      65.37       31.81       1.137       98.32         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  2.5       6.065     0.02005       8.585       8.732
-----------------------------------------------------------------------------------------
Total                                2.5       6.065     0.02005       8.585       8.732
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00152 (CKBD16):           0.1442
*              Highest Leakage Power:                     U6183 (FA1D4):        0.0002638
*                Total Cap:      1.92335e-10 F
*                Total instances in design: 26446
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2150.42MB/3769.02MB/2150.55MB)

** Power Reclaim End WNS Slack -0.005  TNS Slack -0.028 
End: Power Optimization (cpu=0:04:03, real=0:04:03, mem=2454.95M, totSessionCpu=3:05:13).
**optDesign ... cpu = 0:38:20, real = 0:38:36, mem = 2090.9M, totSessionCpu=3:05:13 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=26446 and nets=28749 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2439.434M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2452.31 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2452.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 16625
[NR-eGR] Read numTotalNets=28227  numIgnoredNets=64
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28096 
[NR-eGR] Rule id: 1  Nets: 67 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.473200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 67 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.21% V. EstWL: 2.959200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 28081 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 4.892652e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       252( 0.37%)        44( 0.07%)         7( 0.01%)   ( 0.45%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       145( 0.25%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              399( 0.08%)        44( 0.01%)         7( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.89 sec, Curr Mem: 2461.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2451.32)
Total number of fetched objects 28227
End delay calculation. (MEM=2510.53 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2510.53 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=3:05:23 mem=2510.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2105.16MB/3666.25MB/2150.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2105.16MB/3666.25MB/2150.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2105.16MB/3666.25MB/2150.55MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT)
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 10%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 20%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 30%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 40%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 50%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 60%
2023-Mar-22 20:18:40 (2023-Mar-23 03:18:40 GMT): 70%
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT): 80%
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT): 90%

Finished Levelizing
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT)

Starting Activity Propagation
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT)
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT): 10%
2023-Mar-22 20:18:41 (2023-Mar-23 03:18:41 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2105.90MB/3666.25MB/2150.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT)
 ... Calculating switching power
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 10%
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 20%
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 30%
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 40%
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:18:42 (2023-Mar-23 03:18:42 GMT): 60%
2023-Mar-22 20:18:43 (2023-Mar-23 03:18:43 GMT): 70%
2023-Mar-22 20:18:43 (2023-Mar-23 03:18:43 GMT): 80%
2023-Mar-22 20:18:44 (2023-Mar-23 03:18:44 GMT): 90%

Finished Calculating power
2023-Mar-22 20:18:45 (2023-Mar-23 03:18:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2105.91MB/3666.25MB/2150.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2105.91MB/3666.25MB/2150.55MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2105.91MB/3666.25MB/2150.55MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2105.91MB/3666.25MB/2150.55MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:18:45 (2023-Mar-23 03:18:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       65.36676424 	   66.4855%
Total Switching Power:      31.81360034 	   32.3581%
Total Leakage Power:         1.13693963 	    1.1564%
Total Power:                98.31730389
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.72        2.23      0.3404       41.29          42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      24.15       23.52      0.7764       48.44       49.27
Clock (Combinational)                2.5       6.065     0.02005       8.585       8.732
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              65.37       31.81       1.137       98.32         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      65.37       31.81       1.137       98.32         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  2.5       6.065     0.02005       8.585       8.732
-----------------------------------------------------------------------------------------
Total                                2.5       6.065     0.02005       8.585       8.732
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2107.39MB/3666.25MB/2150.55MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:38:35, real = 0:38:51, mem = 2084.5M, totSessionCpu=3:05:29 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:38:35, real = 0:38:51, mem = 2080.6M, totSessionCpu=3:05:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=2449.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2449.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2459.5M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2451.5M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2449.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.062  |
|           TNS (ns):| -0.046  | -0.046  |  0.000  |
|    Violating Paths:|   24    |   24    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.969%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2449.5M
**optDesign ... cpu = 0:38:37, real = 0:38:55, mem = 2078.3M, totSessionCpu=3:05:31 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      393  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 413 warning(s), 0 error(s)

#% End ccopt_design (date=03/22 20:18:49, total cpu=0:40:33, real=0:40:53, peak res=2151.5M, current mem=2002.6M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1966.7M, totSessionCpu=3:05:31 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 20:18:54 (2023-Mar-23 03:18:54 GMT)
2023-Mar-22 20:18:54 (2023-Mar-23 03:18:54 GMT): 10%
2023-Mar-22 20:18:54 (2023-Mar-23 03:18:54 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:18:55 (2023-Mar-23 03:18:55 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2019.3M, totSessionCpu=3:05:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2413.9M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:05:44 mem=2416.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4.23047)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 28227
End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:00:14.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:15.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Done building hold timer [42983 node(s), 56870 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:00:17.9 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2426.23)
Total number of fetched objects 28227
End delay calculation. (MEM=2485.44 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2485.44 CPU=0:00:05.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=3:06:02 mem=2485.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:17.9 real=0:00:19.0 totSessionCpu=3:06:02 mem=2485.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2485.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2485.4M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2485.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2485.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2485.4M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.062  |
|           TNS (ns):| -0.046  | -0.046  |  0.000  |
|    Violating Paths:|   24    |   24    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.091  | -0.074  | -0.091  |
|           TNS (ns):| -84.727 | -3.454  | -81.273 |
|    Violating Paths:|  1540   |   118   |  1422   |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.969%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 2061.2M, totSessionCpu=3:06:04 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:06:04.2/3:13:23.6 (1.0), mem = 2430.4M
(I,S,L,T): WC_VIEW: 63.3303, 25.7487, 1.08283, 90.1618
*info: Run optDesign holdfix with 1 thread.
Info: 64 nets with fixed/cover wires excluded.
Info: 131 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:24.0 real=0:00:25.0 totSessionCpu=3:06:08 mem=2576.1M density=57.969% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2576.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=2576.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2576.1M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0911
      TNS :     -84.7331
      #VP :         1540
  Density :      57.969%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:25.4 real=0:00:27.0 totSessionCpu=3:06:09 mem=2576.1M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0911
      TNS :     -84.7331
      #VP :         1540
  Density :      57.969%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:00:25.6 real=0:00:27.0 totSessionCpu=3:06:09 mem=2576.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0911
      TNS :     -84.7331
      #VP :         1540
  Density :      57.969%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:25.7 real=0:00:27.0 totSessionCpu=3:06:09 mem=2576.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC3629_mem_in_16 (CKBD0)

    Added inst FE_PHC3630_mem_in_8 (CKBD0)

    Added inst FE_PHC3631_mem_in_23 (CKBD0)

    Added inst FE_PHC3632_mem_in_0 (CKBD0)

    Added inst FE_PHC3633_mem_in_14 (CKBD0)

    Added inst FE_PHC3634_mem_in_11 (CKBD0)

    Added inst FE_PHC3635_mem_in_10 (CKBD0)

    Added inst FE_PHC3636_mem_in_26 (CKBD0)

    Added inst FE_PHC3637_mem_in_15 (CKBD0)

    Added inst FE_PHC3638_mem_in_25 (CKBD0)

    Added inst FE_PHC3639_mem_in_18 (CKBD0)

    Added inst FE_PHC3640_mem_in_13 (CKBD0)

    Added inst FE_PHC3641_mem_in_24 (CKBD0)

    Added inst FE_PHC3642_mem_in_20 (CKBD0)

    Added inst FE_PHC3643_mem_in_27 (CKBD0)

    Added inst FE_PHC3644_mem_in_12 (CKBD0)

    Added inst FE_PHC3645_mem_in_32 (CKBD0)

    Added inst FE_PHC3646_mem_in_6 (CKBD0)

    Added inst FE_PHC3647_mem_in_28 (CKBD0)

    Added inst FE_PHC3648_mem_in_5 (CKBD0)

    Added inst FE_PHC3649_mem_in_29 (CKBD0)

    Added inst FE_PHC3650_mem_in_3 (CKBD0)

    Added inst FE_PHC3651_mem_in_17 (CKBD0)

    Added inst FE_PHC3652_mem_in_7 (CKBD0)

    Added inst FE_PHC3653_mem_in_22 (CKBD0)

    Added inst FE_PHC3654_mem_in_2 (CKBD0)

    Added inst FE_PHC3655_mem_in_19 (CKBD0)

    Added inst FE_PHC3656_mem_in_9 (CKBD0)

    Added inst FE_PHC3657_mem_in_40 (CKBD0)

    Added inst FE_PHC3658_mem_in_1 (CKBD0)

    Added inst FE_PHC3659_mem_in_4 (CKBD0)

    Added inst FE_PHC3660_mem_in_30 (CKBD0)

    Added inst FE_PHC3661_mem_in_33 (CKBD0)

    Added inst FE_PHC3662_mem_in_35 (CKBD0)

    Added inst FE_PHC3663_mem_in_21 (CKBD0)

    Added inst FE_PHC3664_mem_in_37 (CKBD0)

    Added inst FE_PHC3665_mem_in_31 (CKBD0)

    Added inst FE_PHC3666_mem_in_38 (CKBD0)

    Added inst FE_PHC3667_mem_in_58 (CKBD0)

    Added inst FE_PHC3668_mem_in_44 (CKBD0)

    Added inst FE_PHC3669_mem_in_36 (CKBD0)

    Added inst FE_PHC3670_mem_in_42 (CKBD0)

    Added inst FE_PHC3671_mem_in_34 (CKBD0)

    Added inst FE_PHC3672_mem_in_43 (CKBD0)

    Added inst FE_PHC3673_mem_in_59 (CKBD0)

    Added inst FE_PHC3674_mem_in_50 (CKBD0)

    Added inst FE_PHC3675_mem_in_41 (CKBD0)

    Added inst FE_PHC3676_mem_in_49 (CKBD0)

    Added inst FE_PHC3677_mem_in_60 (CKBD0)

    Added inst FE_PHC3678_mem_in_39 (CKBD0)

    Added inst FE_PHC3679_mem_in_45 (CKBD0)

    Added inst FE_PHC3680_mem_in_57 (CKBD0)

    Added inst FE_PHC3681_mem_in_51 (CKBD0)

    Added inst FE_PHC3682_mem_in_54 (CKBD0)

    Added inst FE_PHC3683_mem_in_48 (CKBD0)

    Added inst FE_PHC3684_mem_in_52 (CKBD0)

    Added inst FE_PHC3685_mem_in_47 (CKBD0)

    Added inst FE_PHC3686_mem_in_56 (CKBD0)

    Added inst FE_PHC3687_mem_in_55 (BUFFD1)

    Added inst FE_PHC3688_mem_in_61 (CKBD0)

    Added inst FE_PHC3689_mem_in_53 (CKBD0)

    Added inst FE_PHC3690_mem_in_46 (CKBD0)

    Added inst FE_PHC3691_mem_in_62 (BUFFD1)

    Added inst FE_PHC3692_mem_in_63 (BUFFD1)

    Added inst FE_PHC3693_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC3694_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC3695_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC3696_core_instance_array_out_81 (CKBD0)

    Added inst FE_PHC3697_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC3698_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC3699_core_instance_array_out_1 (CKBD2)

    Added inst FE_PHC3700_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC3701_n16252 (CKBD0)

    Added inst FE_PHC3702_inst_16 (CKBD0)

    Added inst FE_PHC3703_reset (BUFFD8)

    Added inst FE_PHC3704_n15675 (CKBD0)

    Added inst FE_PHC3705_inst_8 (BUFFD2)

    Added inst FE_PHC3706_inst_10 (BUFFD1)

    Added inst FE_PHC3707_inst_9 (CKBD2)

    Added inst FE_PHC3708_n16165 (CKBD1)

    Added inst FE_PHC3709_n16010 (BUFFD1)

    Added inst FE_PHC3710_n16011 (CKBD1)

    Added inst FE_PHC3711_n16111 (BUFFD1)

    Added inst FE_PHC3712_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC3713_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC3714_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)
    Committed inst U4815, resized cell XNR2D1 -> cell XNR2D0
    Committed inst U4449, resized cell XNR2D1 -> cell XNR2D0
    Committed inst FE_OFC651_n15759, resized cell CKND1 -> cell CKND0
    Committed inst FE_OFC532_n15736, resized cell CKND1 -> cell CKND0
    Committed inst U4471, resized cell XNR2D1 -> cell XNR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0731
      TNS :      -7.3182
      #VP :          213
      TNS+:      77.4149/91 improved (0.8507 per commit, 91.363%)
  Density :      58.032%
------------------------------------------------------------------------------------------
 86 buffer added (phase total 86, total 86)
 5 inst resized (phase total 5, total 5)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.3 real=0:00:02.0
 accumulated cpu=0:00:28.0 real=0:00:29.0 totSessionCpu=3:06:12 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 92 full evals passed out of 92 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC3715_mem_in_48 (CKBD0)

    Added inst FE_PHC3716_mem_in_56 (CKBD0)

    Added inst FE_PHC3717_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC3718_mem_in_59 (CKBD0)

    Added inst FE_PHC3719_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC3720_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC3721_mem_in_27 (CKBD0)

    Added inst FE_PHC3722_mem_in_29 (CKBD0)

    Added inst FE_PHC3723_mem_in_45 (CKBD0)

    Added inst FE_PHC3724_mem_in_30 (CKBD0)

    Added inst FE_PHC3725_mem_in_44 (CKBD0)

    Added inst FE_PHC3726_mem_in_42 (CKBD0)

    Added inst FE_PHC3727_mem_in_40 (CKBD0)

    Added inst FE_PHC3728_inst_6 (CKBD0)

    Added inst FE_PHC3729_inst_7 (CKBD0)

    Added inst FE_PHC3730_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC3731_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC3732_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC3733_n15962 (CKBD0)

    Added inst FE_PHC3734_n16252 (CKBD0)

    Added inst FE_PHC3735_n16052 (CKBD0)

    Added inst FE_PHC3736_core_instance_array_out_121 (CKBD0)

    Added inst FE_PHC3737_reset (BUFFD8)

    Added inst FE_PHC3738_n16111 (BUFFD1)

    Added inst FE_PHC3739_core_instance_array_out_102 (CKBD0)

    Added inst FE_PHC3740_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC3741_core_instance_array_out_81 (CKBD0)

    Added inst FE_PHC3742_core_instance_psum_mem_instance_N238 (CKBD0)

    Added inst FE_PHC3743_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC3744_core_instance_psum_mem_instance_N242 (CKBD0)

    Added inst FE_PHC3745_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC3746_n16344 (BUFFD1)
    Committed inst U4774, resized cell XNR2D1 -> cell XNR2D0
    Committed inst U4817, resized cell XNR2D1 -> cell XNR2D0
    Committed inst FE_OFC291_n18402, resized cell CKND1 -> cell CKND0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0731
      TNS :      -4.2742
      #VP :          172
      TNS+:       3.0440/35 improved (0.0870 per commit, 41.595%)
  Density :      58.057%
------------------------------------------------------------------------------------------
 32 buffer added (phase total 118, total 118)
 3 inst resized (phase total 8, total 8)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.1 real=0:00:01.0
 accumulated cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=3:06:13 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 36 full evals passed out of 36 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC3747_mem_in_59 (CKBD0)

    Added inst FE_PHC3748_mem_in_29 (CKBD0)

    Added inst FE_PHC3749_mem_in_45 (CKBD0)

    Added inst FE_PHC3750_mem_in_40 (CKBD0)

    Added inst FE_PHC3751_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC3752_mem_in_56 (CKBD0)

    Added inst FE_PHC3753_mem_in_48 (CKBD0)

    Added inst FE_PHC3754_mem_in_42 (CKBD0)

    Added inst FE_PHC3755_mem_in_27 (CKBD0)

    Added inst FE_PHC3756_mem_in_44 (CKBD0)

    Added inst FE_PHC3757_mem_in_30 (CKBD0)

    Added inst FE_PHC3758_inst_7 (CKBD0)

    Added inst FE_PHC3759_inst_6 (CKBD0)

    Added inst FE_PHC3760_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC3761_n16252 (CKBD0)

    Added inst FE_PHC3762_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC3763_n15793 (CKBD1)

    Added inst FE_PHC3764_n16165 (CKBD1)

    Added inst FE_PHC3765_n16052 (BUFFD1)

    Added inst FE_PHC3766_reset (CKBD0)

    Added inst FE_PHC3767_core_instance_array_out_121 (CKBD0)

    Added inst FE_PHC3768_core_instance_array_out_81 (CKBD0)

    Added inst FE_PHC3769_core_instance_array_out_141 (CKBD0)
    Committed inst FE_PHC3738_n16111, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC3770_core_instance_array_out_101 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0731
      TNS :      -2.7185
      #VP :          131
      TNS+:       1.5557/25 improved (0.0622 per commit, 36.397%)
  Density :      58.074%
------------------------------------------------------------------------------------------
 24 buffer added (phase total 142, total 142)
 1 inst resized (phase total 9, total 9)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:00:29.5 real=0:00:31.0 totSessionCpu=3:06:13 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 28 full evals passed out of 28 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC3771_mem_in_45 (CKBD0)

    Added inst FE_PHC3772_mem_in_29 (CKBD0)

    Added inst FE_PHC3773_core_instance_array_out_121 (CKBD0)

    Added inst FE_PHC3774_core_instance_array_out_81 (CKBD0)

    Added inst FE_PHC3775_mem_in_40 (CKBD0)

    Added inst FE_PHC3776_mem_in_48 (CKBD0)

    Added inst FE_PHC3777_mem_in_27 (CKBD0)

    Added inst FE_PHC3778_mem_in_30 (CKBD0)

    Added inst FE_PHC3779_mem_in_44 (CKBD0)

    Added inst FE_PHC3780_mem_in_42 (CKBD0)

    Added inst FE_PHC3781_mem_in_59 (CKBD0)

    Added inst FE_PHC3782_core_instance_array_out_83 (CKBD0)

    Added inst FE_PHC3783_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC3784_core_instance_array_out_122 (CKBD0)

    Added inst FE_PHC3785_n15964 (CKBD0)

    Added inst FE_PHC3786_mem_in_56 (CKBD0)

    Added inst FE_PHC3787_n15799 (BUFFD1)

    Added inst FE_PHC3788_reset (BUFFD1)

    Added inst FE_PHC3789_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC3790_n15962 (CKBD0)

    Added inst FE_PHC3791_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC3792_reset (BUFFD3)

    Added inst FE_PHC3793_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC3794_core_instance_array_out_42 (BUFFD1)
    Committed inst U4766, resized cell XNR2D1 -> cell XNR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0715
      TNS :      -1.1190
      #VP :           50
      TNS+:       1.5995/25 improved (0.0640 per commit, 58.838%)
  Density :      58.091%
------------------------------------------------------------------------------------------
 24 buffer added (phase total 166, total 166)
 1 inst resized (phase total 10, total 10)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:00:30.5 real=0:00:32.0 totSessionCpu=3:06:14 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 58.70 %
    there are 27 full evals passed out of 46 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC3795_mem_in_56 (CKBD0)

    Added inst FE_PHC3796_core_instance_array_out_122 (CKBD0)

    Added inst FE_PHC3797_mem_in_40 (CKBD0)

    Added inst FE_PHC3798_mem_in_29 (CKBD0)

    Added inst FE_PHC3799_mem_in_48 (CKBD0)

    Added inst FE_PHC3800_mem_in_45 (CKBD0)

    Added inst FE_PHC3801_core_instance_array_out_121 (CKBD1)

    Added inst FE_PHC3802_mem_in_44 (CKBD0)

    Added inst FE_PHC3803_mem_in_42 (CKBD0)

    Added inst FE_PHC3804_mem_in_30 (CKBD0)

    Added inst FE_PHC3805_mem_in_27 (CKBD0)

    Added inst FE_PHC3806_reset (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0499
      TNS :      -0.3365
      #VP :           25
      TNS+:       0.7825/12 improved (0.0652 per commit, 69.929%)
  Density :      58.100%
------------------------------------------------------------------------------------------
 12 buffer added (phase total 178, total 178)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=3:06:15 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 61.90 %
    there are 13 full evals passed out of 21 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC3807_mem_in_29 (CKBD0)

    Added inst FE_PHC3808_mem_in_48 (CKBD0)

    Added inst FE_PHC3809_mem_in_40 (CKBD0)

    Added inst FE_PHC3810_mem_in_56 (CKBD0)

    Added inst FE_PHC3811_reset (CKBD1)

    Added inst FE_PHC3812_core_instance_array_out_122 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0338
      TNS :      -0.2478
      #VP :           14
      TNS+:       0.0887/6 improved (0.0148 per commit, 26.360%)
  Density :      58.104%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 184, total 184)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:01.0
 accumulated cpu=0:00:31.3 real=0:00:33.0 totSessionCpu=3:06:15 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 6 full evals passed out of 6 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC3813_mem_in_48 (CKBD0)

    Added inst FE_PHC3814_mem_in_40 (CKBD0)

    Added inst FE_PHC3815_reset (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0283
      TNS :      -0.1073
      #VP :           10
      TNS+:       0.1405/3 improved (0.0468 per commit, 56.699%)
  Density :      58.107%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 187, total 187)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:31.6 real=0:00:33.0 totSessionCpu=3:06:15 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 3 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC3816_mem_in_48 (CKBD0)

    Added inst FE_PHC3817_mem_in_40 (CKBD0)

    Added inst FE_PHC3818_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0281
      TNS :      -0.0775
      #VP :            6
      TNS+:       0.0298/3 improved (0.0099 per commit, 27.773%)
  Density :      58.109%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 190, total 190)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:31.9 real=0:00:33.0 totSessionCpu=3:06:16 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC3819_mem_in_48 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0107
      TNS :      -0.0545
      #VP :            6
      TNS+:       0.0230/1 improved (0.0230 per commit, 29.677%)
  Density :      58.110%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 191, total 191)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:31.9 real=0:00:33.0 totSessionCpu=3:06:16 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC3820_mem_in_48 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0067
      TNS :      -0.0118
      #VP :            2
      TNS+:       0.0427/1 improved (0.0427 per commit, 78.349%)
  Density :      58.110%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 192, total 192)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:32.0 real=0:00:34.0 totSessionCpu=3:06:16 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC3821_mem_in_48 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0051
      TNS :      -0.0051
      #VP :            1
      TNS+:       0.0067/1 improved (0.0067 per commit, 56.780%)
  Density :      58.111%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 193, total 193)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:00:32.1 real=0:00:34.0 totSessionCpu=3:06:16 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst FE_PHC3822_mem_in_48 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0051/1 improved (0.0051 per commit, 100.000%)
  Density :      58.112%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 194, total 194)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:32.2 real=0:00:34.0 totSessionCpu=3:06:16 mem=2633.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 194 cells added for Phase I
*info:    Total 10 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2633.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2633.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2633.3M

*** Finished Core Fixing (fixHold) cpu=0:00:32.8 real=0:00:34.0 totSessionCpu=3:06:17 mem=2633.3M density=58.112% ***

*info:
*info: Added a total of 194 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           13 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:            1 cell  of type 'BUFFD3' used
*info:            2 cells of type 'BUFFD8' used
*info:          166 cells of type 'CKBD0' used
*info:            7 cells of type 'CKBD1' used
*info:            3 cells of type 'CKBD2' used
*info:            1 cell  of type 'CKBD4' used
*info:
*info: Total 10 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     10 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      3 instances changed cell type from 'CKND1' to 'CKND0'
*	:      6 instances changed cell type from 'XNR2D1' to 'XNR2D0'
*** Starting refinePlace (3:06:17 mem=2649.3M) ***
Total net bbox length = 4.393e+05 (2.184e+05 2.210e+05) (ext = 1.014e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2649.3MB
Summary Report:
Instances move: 0 (out of 26581 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.393e+05 (2.184e+05 2.210e+05) (ext = 1.014e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2649.3MB
*** Finished refinePlace (3:06:18 mem=2649.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2649.3M)


Density : 0.5811
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2649.3M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2649.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2649.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2649.3M
*** Finish Post CTS Hold Fixing (cpu=0:00:34.9 real=0:00:36.0 totSessionCpu=3:06:19 mem=2649.3M density=58.112%) ***
(I,S,L,T): WC_VIEW: 63.4425, 25.9872, 1.08485, 90.5146
*** HoldOpt [finish] : cpu/real = 0:00:14.7/0:00:15.2 (1.0), totSession cpu/real = 3:06:18.9/3:13:38.8 (1.0), mem = 2614.2M
**INFO: total 203 insts, 0 nets marked don't touch
**INFO: total 203 insts, 0 nets marked don't touch DB property
**INFO: total 203 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 7.537%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.005 -> -0.005 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.005 -> -0.005 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 7.537%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.005 -> -0.005 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2506.11 MB )
[NR-eGR] Read 29478 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2506.11 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 29478
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 16625
[NR-eGR] Read numTotalNets=28421  numIgnoredNets=64
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28290 
[NR-eGR] Rule id: 1  Nets: 67 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.473200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 67 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.21% V. EstWL: 2.959200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 28275 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 4.940208e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       268( 0.40%)        44( 0.07%)         6( 0.01%)   ( 0.47%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       150( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              419( 0.09%)        44( 0.01%)         6( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.95 sec, Curr Mem: 2515.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:50, real = 0:00:52, mem = 2077.1M, totSessionCpu=3:06:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=2471.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=2471.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=8.76953)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 28421
End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:24.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:06.7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2479.77)
Total number of fetched objects 28421
End delay calculation. (MEM=2538.98 CPU=0:00:04.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2538.98 CPU=0:00:05.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=3:06:37 mem=2539.0M)
** Profile ** Overall slacks :  cpu=0:00:16.1, mem=2539.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2489.0M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2487.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.062  |
|           TNS (ns):| -0.044  | -0.044  |  0.000  |
|    Violating Paths:|   24    |   24    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.112%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2487.0M
**optDesign ... cpu = 0:01:08, real = 0:01:12, mem = 2114.6M, totSessionCpu=3:06:39 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/22 20:20:01, mem=2043.4M)
% Begin Save ccopt configuration ... (date=03/22 20:20:01, mem=2043.4M)
% End Save ccopt configuration ... (date=03/22 20:20:01, total cpu=0:00:00.3, real=0:00:00.0, peak res=2044.0M, current mem=2044.0M)
% Begin Save netlist data ... (date=03/22 20:20:01, mem=2044.0M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 20:20:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2044.0M, current mem=2044.0M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 20:20:02, mem=2044.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 20:20:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.3M, current mem=2044.3M)
Saving scheduling_file.cts.19434 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 20:20:02, mem=2044.3M)
% End Save clock tree data ... (date=03/22 20:20:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.3M, current mem=2044.3M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 20:20:03, mem=2044.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 20:20:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2044.4M, current mem=2044.4M)
Saving PG file cts.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2431.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 20:20:03, mem=2044.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/22 20:20:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2044.4M, current mem=2044.4M)
% Begin Save routing data ... (date=03/22 20:20:03, mem=2044.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2431.8M) ***
% End Save routing data ... (date=03/22 20:20:04, total cpu=0:00:00.3, real=0:00:01.0, peak res=2044.5M, current mem=2044.5M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2434.8M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/22 20:20:05, mem=2044.5M)
% End Save power constraints data ... (date=03/22 20:20:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.5M, current mem=2044.5M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/22 20:20:07, total cpu=0:00:04.2, real=0:00:06.0, peak res=2044.9M, current mem=2044.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/22 20:21:17, mem=2046.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2046.19 (MB), peak = 2241.82 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2439.2M, init mem=2441.4M)
*info: Placed = 26640          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:58.11%(119777/206116)
Placement Density (including fixed std cells):58.11%(119777/206116)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2439.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (64) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2439.2M) ***
#Start route 131 clock and analog nets...
% Begin globalDetailRoute (date=03/22 20:21:17, mem=2036.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 20:21:17 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=28812
#need_extraction net=28812 (total=28943)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:21:18 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28941 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2058.48 (MB), peak = 2241.82 (MB)
#Merging special wires: starts on Wed Mar 22 20:21:24 2023 with memory = 2059.18 (MB), peak = 2241.82 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
#
#Finished routing data preparation on Wed Mar 22 20:21:24 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 15.52 (MB)
#Total memory = 2059.72 (MB)
#Peak memory = 2241.82 (MB)
#
#
#Start global routing on Wed Mar 22 20:21:24 2023
#
#
#Start global routing initialization on Wed Mar 22 20:21:24 2023
#
#Number of eco nets is 55
#
#Start global routing data preparation on Wed Mar 22 20:21:24 2023
#
#Start routing resource analysis on Wed Mar 22 20:21:25 2023
#
#Routing resource analysis is done on Wed Mar 22 20:21:25 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2287          80       24964    66.69%
#  M2             V        2288          84       24964     1.32%
#  M3             H        2367           0       24964     0.29%
#  M4             V        1676         696       24964     3.14%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2372           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         593           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  14543       4.53%      199712     8.93%
#
#  131 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 20:21:25 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2063.35 (MB), peak = 2241.82 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 20:21:25 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2066.25 (MB), peak = 2241.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2102.18 (MB), peak = 2241.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2103.92 (MB), peak = 2241.82 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2103.94 (MB), peak = 2241.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 522 (skipped).
#Total number of nets with skipped attribute = 28290 (skipped).
#Total number of routable nets = 131.
#Total number of nets in the design = 28943.
#
#122 routable nets have only global wires.
#9 routable nets have only detail routed wires.
#28290 skipped nets have only detail routed wires.
#122 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                122               0  
#------------------------------------------------
#        Total                122               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                131           15                14           28275  
#-------------------------------------------------------------------------------
#        Total                131           15                14           28275  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            1(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 21361 um.
#Total half perimeter of net bounding box = 8151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 229 um.
#Total wire length on LAYER M3 = 9628 um.
#Total wire length on LAYER M4 = 9797 um.
#Total wire length on LAYER M5 = 1187 um.
#Total wire length on LAYER M6 = 519 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16010
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 15966 ( 99.7%)
#Up-Via Summary (total 16010):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5132 ( 99.1%)        44 (  0.9%)       5176
# M2              5110 (100.0%)         0 (  0.0%)       5110
# M3              5266 (100.0%)         0 (  0.0%)       5266
# M4               329 (100.0%)         0 (  0.0%)        329
# M5               129 (100.0%)         0 (  0.0%)        129
#-----------------------------------------------------------
#                15966 ( 99.7%)        44 (  0.3%)      16010 
#
#Total number of involved priority nets 122
#Maximum src to sink distance for priority net 372.4
#Average of max src_to_sink distance for priority net 48.4
#Average of ave src_to_sink distance for priority net 28.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 44.66 (MB)
#Total memory = 2104.39 (MB)
#Peak memory = 2241.82 (MB)
#
#Finished global routing on Wed Mar 22 20:21:27 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2078.24 (MB), peak = 2241.82 (MB)
#Start Track Assignment.
#Done with 299 horizontal wires in 2 hboxes and 85 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 22132 um.
#Total half perimeter of net bounding box = 8151 um.
#Total wire length on LAYER M1 = 185 um.
#Total wire length on LAYER M2 = 232 um.
#Total wire length on LAYER M3 = 10167 um.
#Total wire length on LAYER M4 = 9841 um.
#Total wire length on LAYER M5 = 1187 um.
#Total wire length on LAYER M6 = 521 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16010
#Total number of multi-cut vias = 44 (  0.3%)
#Total number of single cut vias = 15966 ( 99.7%)
#Up-Via Summary (total 16010):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5132 ( 99.1%)        44 (  0.9%)       5176
# M2              5110 (100.0%)         0 (  0.0%)       5110
# M3              5266 (100.0%)         0 (  0.0%)       5266
# M4               329 (100.0%)         0 (  0.0%)        329
# M5               129 (100.0%)         0 (  0.0%)        129
#-----------------------------------------------------------
#                15966 ( 99.7%)        44 (  0.3%)      16010 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2090.11 (MB), peak = 2241.82 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 46.09 (MB)
#Total memory = 2090.29 (MB)
#Peak memory = 2241.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 25.0% of the total area was rechecked for DRC, and 29.9% required routing.
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1           25       25
#	Totals       25       25
#26581 out of 26640 instances (99.8%) need to be verified(marked ipoed), dirty area = 62.8%.
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1           26       26
#	Totals       26       26
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2133.44 (MB), peak = 2241.82 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2143.52 (MB), peak = 2241.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 21879 um.
#Total half perimeter of net bounding box = 8151 um.
#Total wire length on LAYER M1 = 8 um.
#Total wire length on LAYER M2 = 2556 um.
#Total wire length on LAYER M3 = 9759 um.
#Total wire length on LAYER M4 = 8514 um.
#Total wire length on LAYER M5 = 804 um.
#Total wire length on LAYER M6 = 239 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14202
#Total number of multi-cut vias = 88 (  0.6%)
#Total number of single cut vias = 14114 ( 99.4%)
#Up-Via Summary (total 14202):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5194 ( 98.3%)        88 (  1.7%)       5282
# M2              4708 (100.0%)         0 (  0.0%)       4708
# M3              3980 (100.0%)         0 (  0.0%)       3980
# M4               173 (100.0%)         0 (  0.0%)        173
# M5                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                14114 ( 99.4%)        88 (  0.6%)      14202 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = -7.32 (MB)
#Total memory = 2082.96 (MB)
#Peak memory = 2241.82 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2084.51 (MB), peak = 2241.82 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 21879 um.
#Total half perimeter of net bounding box = 8151 um.
#Total wire length on LAYER M1 = 8 um.
#Total wire length on LAYER M2 = 2556 um.
#Total wire length on LAYER M3 = 9759 um.
#Total wire length on LAYER M4 = 8514 um.
#Total wire length on LAYER M5 = 804 um.
#Total wire length on LAYER M6 = 239 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14202
#Total number of multi-cut vias = 88 (  0.6%)
#Total number of single cut vias = 14114 ( 99.4%)
#Up-Via Summary (total 14202):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5194 ( 98.3%)        88 (  1.7%)       5282
# M2              4708 (100.0%)         0 (  0.0%)       4708
# M3              3980 (100.0%)         0 (  0.0%)       3980
# M4               173 (100.0%)         0 (  0.0%)        173
# M5                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                14114 ( 99.4%)        88 (  0.6%)      14202 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 21879 um.
#Total half perimeter of net bounding box = 8151 um.
#Total wire length on LAYER M1 = 8 um.
#Total wire length on LAYER M2 = 2556 um.
#Total wire length on LAYER M3 = 9759 um.
#Total wire length on LAYER M4 = 8514 um.
#Total wire length on LAYER M5 = 804 um.
#Total wire length on LAYER M6 = 239 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14202
#Total number of multi-cut vias = 88 (  0.6%)
#Total number of single cut vias = 14114 ( 99.4%)
#Up-Via Summary (total 14202):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5194 ( 98.3%)        88 (  1.7%)       5282
# M2              4708 (100.0%)         0 (  0.0%)       4708
# M3              3980 (100.0%)         0 (  0.0%)       3980
# M4               173 (100.0%)         0 (  0.0%)        173
# M5                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                14114 ( 99.4%)        88 (  0.6%)      14202 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -5.31 (MB)
#Total memory = 2084.98 (MB)
#Peak memory = 2241.82 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:54
#Increased memory = 13.00 (MB)
#Total memory = 2049.47 (MB)
#Peak memory = 2241.82 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:22:10 2023
#
% End globalDetailRoute (date=03/22 20:22:10, total cpu=0:00:52.6, real=0:00:53.0, peak res=2126.9M, current mem=2022.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/22 20:22:10, mem=2022.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 20:22:10 2023
#
#Generating timing data, please wait...
#28421 total nets, 131 already routed, 131 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 28421
End delay calculation. (MEM=2499.91 CPU=0:00:04.2 REAL=0:00:04.0)
#Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2046.36 (MB), peak = 2241.82 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=28943)
#Start reading timing information from file .timing_file_19434.tif.gz ...
#Read in timing information for 307 ports, 26640 instances from timing file .timing_file_19434.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Wed Mar 22 20:22:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28941 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2037.90 (MB), peak = 2241.82 (MB)
#Merging special wires: starts on Wed Mar 22 20:22:25 2023 with memory = 2038.66 (MB), peak = 2241.82 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
#
#Finished routing data preparation on Wed Mar 22 20:22:26 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.48 (MB)
#Total memory = 2039.19 (MB)
#Peak memory = 2241.82 (MB)
#
#
#Start global routing on Wed Mar 22 20:22:26 2023
#
#
#Start global routing initialization on Wed Mar 22 20:22:26 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 20:22:26 2023
#
#Start routing resource analysis on Wed Mar 22 20:22:26 2023
#
#Routing resource analysis is done on Wed Mar 22 20:22:26 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2287          80       24964    66.69%
#  M2             V        2288          84       24964     1.32%
#  M3             H        2367           0       24964     0.29%
#  M4             V        1676         696       24964     3.14%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2372           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         593           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  14543       4.53%      199712     8.93%
#
#  131 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 20:22:26 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2042.62 (MB), peak = 2241.82 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 20:22:26 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2042.62 (MB), peak = 2241.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2134.94 (MB), peak = 2241.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2139.52 (MB), peak = 2241.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 522 (skipped).
#Total number of routable nets = 28421.
#Total number of nets in the design = 28943.
#
#28290 routable nets have only global wires.
#131 routable nets have only detail routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#131 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           15                14           28275  
#------------------------------------------------------------
#        Total           15                14           28275  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                131           15                14           28275  
#-------------------------------------------------------------------------------
#        Total                131           15                14           28275  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          357(1.45%)     63(0.26%)      7(0.03%)   (1.73%)
#  M3            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    358(0.19%)     63(0.03%)      7(0.00%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.23% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.44 |          1.33 |
[hotspot] |    M2(V)   |          0.44 |          3.56 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)     0.44 | (M2)     3.56 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 503733 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 135756 um.
#Total wire length on LAYER M3 = 193334 um.
#Total wire length on LAYER M4 = 106227 um.
#Total wire length on LAYER M5 = 62154 um.
#Total wire length on LAYER M6 = 3743 um.
#Total wire length on LAYER M7 = 1887 um.
#Total wire length on LAYER M8 = 564 um.
#Total number of vias = 172153
#Total number of multi-cut vias = 88 (  0.1%)
#Total number of single cut vias = 172065 ( 99.9%)
#Up-Via Summary (total 172153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             92041 ( 99.9%)        88 (  0.1%)      92129
# M2             61096 (100.0%)         0 (  0.0%)      61096
# M3             15113 (100.0%)         0 (  0.0%)      15113
# M4              3323 (100.0%)         0 (  0.0%)       3323
# M5               323 (100.0%)         0 (  0.0%)        323
# M6                97 (100.0%)         0 (  0.0%)         97
# M7                72 (100.0%)         0 (  0.0%)         72
#-----------------------------------------------------------
#               172065 ( 99.9%)        88 (  0.1%)     172153 
#
#Max overcon = 5 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 102.89 (MB)
#Total memory = 2142.10 (MB)
#Peak memory = 2241.82 (MB)
#
#Finished global routing on Wed Mar 22 20:22:46 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2091.86 (MB), peak = 2241.82 (MB)
#Start Track Assignment.
#Done with 38995 horizontal wires in 2 hboxes and 39014 vertical wires in 2 hboxes.
#Done with 8281 horizontal wires in 2 hboxes and 7603 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            58.69 	  0.00%  	  0.00% 	  0.00%
# M2        132387.81 	  0.04%  	  0.00% 	  0.00%
# M3        181303.78 	  0.07%  	  0.00% 	  0.01%
# M4         97458.30 	  0.01%  	  0.00% 	  0.00%
# M5         61567.10 	  0.00%  	  0.00% 	  0.00%
# M6          3502.10 	  0.00%  	  0.00% 	  0.00%
# M7          1903.60 	  0.00%  	  0.00% 	  0.00%
# M8           580.60 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      478761.98  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 528448 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 18366 um.
#Total wire length on LAYER M2 = 134352 um.
#Total wire length on LAYER M3 = 200104 um.
#Total wire length on LAYER M4 = 106558 um.
#Total wire length on LAYER M5 = 62811 um.
#Total wire length on LAYER M6 = 3789 um.
#Total wire length on LAYER M7 = 1895 um.
#Total wire length on LAYER M8 = 572 um.
#Total number of vias = 172153
#Total number of multi-cut vias = 88 (  0.1%)
#Total number of single cut vias = 172065 ( 99.9%)
#Up-Via Summary (total 172153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             92041 ( 99.9%)        88 (  0.1%)      92129
# M2             61096 (100.0%)         0 (  0.0%)      61096
# M3             15113 (100.0%)         0 (  0.0%)      15113
# M4              3323 (100.0%)         0 (  0.0%)       3323
# M5               323 (100.0%)         0 (  0.0%)        323
# M6                97 (100.0%)         0 (  0.0%)         97
# M7                72 (100.0%)         0 (  0.0%)         72
#-----------------------------------------------------------
#               172065 ( 99.9%)        88 (  0.1%)     172153 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2114.80 (MB), peak = 2241.82 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	38        31        69        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 88.78 (MB)
#Total memory = 2115.48 (MB)
#Peak memory = 2241.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 103
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        2        0       13        0       15
#	M2            9        7       70        0        2       88
#	Totals        9        9       70       13        2      103
#cpu time = 00:03:15, elapsed time = 00:03:15, memory = 2168.46 (MB), peak = 2241.82 (MB)
#start 1st optimization iteration ...
#   number of violations = 93
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            2        2        0        0        0        4
#	M2           23        9       46        6        5       89
#	Totals       25       11       46        6        5       93
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2171.89 (MB), peak = 2241.82 (MB)
#start 2nd optimization iteration ...
#   number of violations = 87
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           24        6       46        6        5       87
#	Totals       24        6       46        6        5       87
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2172.22 (MB), peak = 2241.82 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2169.89 (MB), peak = 2241.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 540462 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8824 um.
#Total wire length on LAYER M2 = 153123 um.
#Total wire length on LAYER M3 = 188252 um.
#Total wire length on LAYER M4 = 120226 um.
#Total wire length on LAYER M5 = 63135 um.
#Total wire length on LAYER M6 = 4694 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 743 (  0.4%)
#Total number of single cut vias = 189862 ( 99.6%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             94546 ( 99.3%)       709 (  0.7%)      95255
# M2             71786 (100.0%)         0 (  0.0%)      71786
# M3             19441 (100.0%)         0 (  0.0%)      19441
# M4              3696 (100.0%)         0 (  0.0%)       3696
# M5               326 ( 90.6%)        34 (  9.4%)        360
# M6                39 (100.0%)         0 (  0.0%)         39
# M7                28 (100.0%)         0 (  0.0%)         28
#-----------------------------------------------------------
#               189862 ( 99.6%)       743 (  0.4%)     190605 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:29
#Elapsed time = 00:03:29
#Increased memory = -16.11 (MB)
#Total memory = 2099.52 (MB)
#Peak memory = 2241.82 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2101.06 (MB), peak = 2241.82 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 540462 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8824 um.
#Total wire length on LAYER M2 = 153123 um.
#Total wire length on LAYER M3 = 188252 um.
#Total wire length on LAYER M4 = 120226 um.
#Total wire length on LAYER M5 = 63135 um.
#Total wire length on LAYER M6 = 4694 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 743 (  0.4%)
#Total number of single cut vias = 189862 ( 99.6%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             94546 ( 99.3%)       709 (  0.7%)      95255
# M2             71786 (100.0%)         0 (  0.0%)      71786
# M3             19441 (100.0%)         0 (  0.0%)      19441
# M4              3696 (100.0%)         0 (  0.0%)       3696
# M5               326 ( 90.6%)        34 (  9.4%)        360
# M6                39 (100.0%)         0 (  0.0%)         39
# M7                28 (100.0%)         0 (  0.0%)         28
#-----------------------------------------------------------
#               189862 ( 99.6%)       743 (  0.4%)     190605 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 540462 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8824 um.
#Total wire length on LAYER M2 = 153123 um.
#Total wire length on LAYER M3 = 188252 um.
#Total wire length on LAYER M4 = 120226 um.
#Total wire length on LAYER M5 = 63135 um.
#Total wire length on LAYER M6 = 4694 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 743 (  0.4%)
#Total number of single cut vias = 189862 ( 99.6%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             94546 ( 99.3%)       709 (  0.7%)      95255
# M2             71786 (100.0%)         0 (  0.0%)      71786
# M3             19441 (100.0%)         0 (  0.0%)      19441
# M4              3696 (100.0%)         0 (  0.0%)       3696
# M5               326 ( 90.6%)        34 (  9.4%)        360
# M6                39 (100.0%)         0 (  0.0%)         39
# M7                28 (100.0%)         0 (  0.0%)         28
#-----------------------------------------------------------
#               189862 ( 99.6%)       743 (  0.4%)     190605 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#81.22% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 2101.68 (MB), peak = 2241.82 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 540462 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8824 um.
#Total wire length on LAYER M2 = 153123 um.
#Total wire length on LAYER M3 = 188252 um.
#Total wire length on LAYER M4 = 120226 um.
#Total wire length on LAYER M5 = 63135 um.
#Total wire length on LAYER M6 = 4694 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 128862 ( 67.6%)
#Total number of single cut vias = 61743 ( 32.4%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61114 ( 64.2%)     34141 ( 35.8%)      95255
# M2               618 (  0.9%)     71168 ( 99.1%)      71786
# M3                11 (  0.1%)     19430 ( 99.9%)      19441
# M4                 0 (  0.0%)      3696 (100.0%)       3696
# M5                 0 (  0.0%)       360 (100.0%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                61743 ( 32.4%)    128862 ( 67.6%)     190605 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2133.35 (MB), peak = 2241.82 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 20:27:15 2023
#
#
#Start Post Route Wire Spread.
#Done with 6099 horizontal wires in 3 hboxes and 5448 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 544878 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8834 um.
#Total wire length on LAYER M2 = 153983 um.
#Total wire length on LAYER M3 = 190372 um.
#Total wire length on LAYER M4 = 121410 um.
#Total wire length on LAYER M5 = 63368 um.
#Total wire length on LAYER M6 = 4702 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 128862 ( 67.6%)
#Total number of single cut vias = 61743 ( 32.4%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61114 ( 64.2%)     34141 ( 35.8%)      95255
# M2               618 (  0.9%)     71168 ( 99.1%)      71786
# M3                11 (  0.1%)     19430 ( 99.9%)      19441
# M4                 0 (  0.0%)      3696 (100.0%)       3696
# M5                 0 (  0.0%)       360 (100.0%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                61743 ( 32.4%)    128862 ( 67.6%)     190605 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2177.55 (MB), peak = 2241.82 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:25, memory = 2108.02 (MB), peak = 2241.82 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 544878 um.
#Total half perimeter of net bounding box = 475445 um.
#Total wire length on LAYER M1 = 8834 um.
#Total wire length on LAYER M2 = 153983 um.
#Total wire length on LAYER M3 = 190372 um.
#Total wire length on LAYER M4 = 121410 um.
#Total wire length on LAYER M5 = 63368 um.
#Total wire length on LAYER M6 = 4702 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190605
#Total number of multi-cut vias = 128862 ( 67.6%)
#Total number of single cut vias = 61743 ( 32.4%)
#Up-Via Summary (total 190605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61114 ( 64.2%)     34141 ( 35.8%)      95255
# M2               618 (  0.9%)     71168 ( 99.1%)      71786
# M3                11 (  0.1%)     19430 ( 99.9%)      19441
# M4                 0 (  0.0%)      3696 (100.0%)       3696
# M5                 0 (  0.0%)       360 (100.0%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                61743 ( 32.4%)    128862 ( 67.6%)     190605 
#
#detailRoute Statistics:
#Cpu time = 00:04:44
#Elapsed time = 00:04:44
#Increased memory = -9.34 (MB)
#Total memory = 2106.29 (MB)
#Peak memory = 2241.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:29
#Elapsed time = 00:05:30
#Increased memory = 35.77 (MB)
#Total memory = 2058.31 (MB)
#Peak memory = 2241.82 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:27:40 2023
#
% End globalDetailRoute (date=03/22 20:27:41, total cpu=0:05:29, real=0:05:31, peak res=2170.3M, current mem=2056.5M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:06:22, elapsed time = 00:06:24, memory = 2027.73 (MB), peak = 2241.82 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/22 20:27:41, total cpu=0:06:22, real=0:06:24, peak res=2170.3M, current mem=2027.7M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26640 and nets=28943 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2461.6M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 2535.4M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 2535.4M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 2535.4M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 2535.4M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 2535.4M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 2535.4M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 2539.4M)
Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 2539.4M)
Extracted 90.0007% (CPU Time= 0:00:04.4  MEM= 2539.4M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 2539.4M)
Number of Extracted Resistors     : 495309
Number of Extracted Ground Cap.   : 492066
Number of Extracted Coupling Cap. : 794100
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2499.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 2499.363M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2008.6M, totSessionCpu=3:13:27 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=2513 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2513.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2513.0M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT)
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 10%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 20%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 30%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 40%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 50%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 60%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 70%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 80%
2023-Mar-22 20:27:56 (2023-Mar-23 03:27:56 GMT): 90%

Finished Levelizing
2023-Mar-22 20:27:57 (2023-Mar-23 03:27:57 GMT)

Starting Activity Propagation
2023-Mar-22 20:27:57 (2023-Mar-23 03:27:57 GMT)
2023-Mar-22 20:27:57 (2023-Mar-23 03:27:57 GMT): 10%
2023-Mar-22 20:27:57 (2023-Mar-23 03:27:57 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:27:58 (2023-Mar-23 03:27:58 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 2074.3M, totSessionCpu=3:13:42 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2530.2M, init mem=2530.2M)
*info: Placed = 26640          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:58.11%(119777/206116)
Placement Density (including fixed std cells):58.11%(119777/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2528.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26640

Instance distribution across the VT partitions:

 LVT : inst = 12450 (46.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12450 (46.7%)

 HVT : inst = 14190 (53.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 14190 (53.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26640 and nets=28943 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2520.2M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 2593.9M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 2593.9M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 2593.9M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 2593.9M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 2593.9M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 2593.9M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 2597.9M)
Extracted 80.0007% (CPU Time= 0:00:03.2  MEM= 2597.9M)
Extracted 90.0007% (CPU Time= 0:00:04.4  MEM= 2597.9M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 2597.9M)
Number of Extracted Resistors     : 495309
Number of Extracted Ground Cap.   : 492066
Number of Extracted Coupling Cap. : 794100
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2557.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:07.0  MEM: 2557.898M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.976562)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28421. 
Total number of fetched objects 28421
End delay calculation. (MEM=0 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:00:33.8 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:33.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.8/0:00:09.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2576.98)
Total number of fetched objects 28421
AAE_INFO-618: Total number of nets in the design is 28943,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2644.27 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2617.19 CPU=0:00:09.3 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2617.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2617.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2568.31)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28421. 
Total number of fetched objects 28421
AAE_INFO-618: Total number of nets in the design is 28943,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2574.46 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2574.46 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=3:14:18 mem=2574.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2574.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2574.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2574.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2589.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  0.046  |
|           TNS (ns):| -0.517  | -0.517  |  0.000  |
|    Violating Paths:|   87    |   87    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.112%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 2170.4M, totSessionCpu=3:14:19 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28812 (unrouted=522, trialRouted=0, noStatus=0, routed=28290, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 130 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       5024
      Delay constrained sinks:     5024
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 5024 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.842pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.420pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19234.480um, total=21894.980um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5596.800um, total=7734.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.030ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.386, max=0.901, avg=0.648, sd=0.151], skew [0.515 vs 0.057*], 31.8% {0.685, 0.743} (wid=0.039 ws=0.031) (gid=0.873 gs=0.502)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 131, tested: 131, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.842pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.420pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19234.480um, total=21894.980um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5596.800um, total=7734.600um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.030ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.386, max=0.901, avg=0.648, sd=0.151], skew [0.515 vs 0.057*], 31.8% {0.685, 0.743} (wid=0.039 ws=0.031) (gid=0.873 gs=0.502)
  Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.842pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.420pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19234.480um, total=21894.980um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5596.800um, total=7734.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.030ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.386, max=0.901, avg=0.648, sd=0.151], skew [0.515 vs 0.057*], 31.8% {0.685, 0.743} (wid=0.039 ws=0.031) (gid=0.873 gs=0.502)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28812 (unrouted=522, trialRouted=0, noStatus=0, routed=28290, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.3 real=0:00:03.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2562.98M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 131 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:25.8/3:22:47.6 (1.0), mem = 2563.0M
(I,S,L,T): WC_VIEW: 63.3585, 24.4246, 1.08485, 88.8679
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.54|       0|       0|       0|  58.11|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.54|       0|       0|       0|  58.11| 0:00:00.0|  2730.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2730.9M) ***

(I,S,L,T): WC_VIEW: 63.3585, 24.4246, 1.08485, 88.8679
*** DrvOpt [finish] : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 3:14:33.6/3:22:55.3 (1.0), mem = 2711.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 2297.7M, totSessionCpu=3:14:34 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2651.79M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2651.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2651.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2661.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2661.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2651.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  0.045  |
|           TNS (ns):| -0.543  | -0.543  |  0.000  |
|    Violating Paths:|   92    |   92    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.112%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2661.8M
**optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 2298.4M, totSessionCpu=3:14:35 **
*** Timing NOT met, worst failing slack is -0.018
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 131 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:35.6/3:22:57.5 (1.0), mem = 2642.3M
(I,S,L,T): WC_VIEW: 63.3585, 24.4246, 1.08485, 88.8679
*info: 131 clock nets excluded
*info: 2 special nets excluded.
*info: 458 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.544 Density 58.11
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.045| 0.000|
|reg2reg   |-0.018|-0.544|
|HEPG      |-0.018|-0.544|
|All Paths |-0.018|-0.544|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.018|   -0.018|  -0.544|   -0.544|    58.11%|   0:00:00.0| 2678.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    58.11%|   0:00:03.0| 2733.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2733.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2733.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.045|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.11
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 3 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.045|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2733.6M) ***
(I,S,L,T): WC_VIEW: 63.3644, 24.4306, 1.08489, 88.8798
*** SetupOpt [finish] : cpu/real = 0:00:14.6/0:00:15.1 (1.0), totSession cpu/real = 3:14:50.2/3:23:12.6 (1.0), mem = 2714.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:14:50 mem=2714.5M) ***
Move report: Detail placement moves 3 insts, mean move: 2.93 um, max move: 4.40 um
	Max move on inst (FE_OCPC1112_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_17): (131.20, 209.80) --> (135.60, 209.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2714.5MB
Summary Report:
Instances move: 3 (out of 26578 movable)
Instances flipped: 0
Mean displacement: 2.93 um
Max displacement: 4.40 um (Instance: FE_OCPC1112_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_17) (131.2, 209.8) -> (135.6, 209.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2714.5MB
*** Finished refinePlace (3:14:51 mem=2714.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
GigaOpt: target slack met, skip TNS optimization
**optDesign ... cpu = 0:01:26, real = 0:01:27, mem = 2328.2M, totSessionCpu=3:14:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=2671.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2671.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2681.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2681.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.114%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2681.5M
Info: 131 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2328.71MB/3855.44MB/2341.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2328.71MB/3855.44MB/2341.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2328.71MB/3855.44MB/2341.79MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT)
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 10%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 20%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 30%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 40%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 50%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 60%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 70%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 80%
2023-Mar-22 20:29:17 (2023-Mar-23 03:29:17 GMT): 90%

Finished Levelizing
2023-Mar-22 20:29:18 (2023-Mar-23 03:29:18 GMT)

Starting Activity Propagation
2023-Mar-22 20:29:18 (2023-Mar-23 03:29:18 GMT)
2023-Mar-22 20:29:18 (2023-Mar-23 03:29:18 GMT): 10%
2023-Mar-22 20:29:18 (2023-Mar-23 03:29:18 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:29:18 (2023-Mar-23 03:29:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2329.64MB/3855.44MB/2341.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT)
 ... Calculating switching power
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 10%
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 20%
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 30%
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 40%
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 60%
2023-Mar-22 20:29:19 (2023-Mar-23 03:29:19 GMT): 70%
2023-Mar-22 20:29:20 (2023-Mar-23 03:29:20 GMT): 80%
2023-Mar-22 20:29:20 (2023-Mar-23 03:29:20 GMT): 90%

Finished Calculating power
2023-Mar-22 20:29:21 (2023-Mar-23 03:29:21 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=2329.93MB/3855.44MB/2341.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2329.93MB/3855.44MB/2341.79MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2329.93MB/3855.44MB/2341.79MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2329.93MB/3855.44MB/2341.79MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:29:21 (2023-Mar-23 03:29:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       65.40571128 	   67.5161%
Total Switching Power:      30.32958094 	   31.3082%
Total Leakage Power:         1.13899633 	    1.1757%
Total Power:                96.87428818
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.72       2.049      0.3404        41.1       42.43
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      24.19       22.38      0.7785       47.35       48.88
Clock (Combinational)              2.499       5.899     0.02005       8.418        8.69
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              65.41       30.33       1.139       96.87         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      65.41       30.33       1.139       96.87         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.499       5.899     0.02005       8.418        8.69
-----------------------------------------------------------------------------------------
Total                              2.499       5.899     0.02005       8.418        8.69
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00166 (CKBD16):           0.1431
*              Highest Leakage Power:                     U6183 (FA1D4):        0.0002638
*                Total Cap:      1.83304e-10 F
*                Total instances in design: 26637
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2336.62MB/3855.44MB/2341.79MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:59.2/3:23:21.7 (1.0), mem = 2700.6M
(I,S,L,T): WC_VIEW: 63.3644, 24.4306, 1.08489, 88.8798
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.11%|        -|   0.000|   0.000|   0:00:00.0| 2700.6M|
|    57.69%|     3908|   0.000|   0.000|   0:00:42.0| 2793.5M|
|    57.65%|       49|   0.000|   0.000|   0:00:06.0| 2793.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:51.4) (real = 0:00:51.0) **
(I,S,L,T): WC_VIEW: 62.8367, 24.0504, 1.04771, 87.9348
*** PowerOpt [finish] : cpu/real = 0:00:51.7/0:00:51.8 (1.0), totSession cpu/real = 3:15:50.9/3:24:13.5 (1.0), mem = 2793.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:15:51 mem=2793.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2793.5MB
Summary Report:
Instances move: 0 (out of 26578 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2793.5MB
*** Finished refinePlace (3:15:52 mem=2793.5M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:02:25, real = 0:02:27, mem = 2354.6M, totSessionCpu=3:15:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:00, mem=2783.47M, totSessionCpu=3:15:53).
**optDesign ... cpu = 0:02:26, real = 0:02:27, mem = 2354.9M, totSessionCpu=3:15:53 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2354.91MB/3957.40MB/2380.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2354.91MB/3957.40MB/2380.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2354.91MB/3957.40MB/2380.39MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT)
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 10%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 20%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 30%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 40%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 50%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 60%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 70%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 80%
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT): 90%

Finished Levelizing
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT)

Starting Activity Propagation
2023-Mar-22 20:30:16 (2023-Mar-23 03:30:16 GMT)
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT): 10%
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2355.65MB/3957.40MB/2380.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT)
 ... Calculating switching power
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT): 10%
2023-Mar-22 20:30:17 (2023-Mar-23 03:30:17 GMT): 20%
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 30%
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 40%
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 60%
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 70%
2023-Mar-22 20:30:18 (2023-Mar-23 03:30:18 GMT): 80%
2023-Mar-22 20:30:19 (2023-Mar-23 03:30:19 GMT): 90%

Finished Calculating power
2023-Mar-22 20:30:19 (2023-Mar-23 03:30:19 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2355.66MB/3957.40MB/2380.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2355.66MB/3957.40MB/2380.39MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2355.66MB/3957.40MB/2380.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2355.66MB/3957.40MB/2380.39MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:30:19 (2023-Mar-23 03:30:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       64.86835911 	   67.6328%
Total Switching Power:      29.94395144 	   31.2200%
Total Leakage Power:         1.10030885 	    1.1472%
Total Power:                95.91261903
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.72       1.995      0.3395       41.05        42.8
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      23.65       22.06      0.7408       46.45       48.43
Clock (Combinational)              2.499       5.894     0.02005       8.413       8.771
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              64.87       29.94         1.1       95.91         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      64.87       29.94         1.1       95.91         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.499       5.894     0.02005       8.413       8.771
-----------------------------------------------------------------------------------------
Total                              2.499       5.894     0.02005       8.413       8.771
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00166 (CKBD16):           0.1431
*              Highest Leakage Power:                     U6183 (FA1D4):        0.0002638
*                Total Cap:      1.80159e-10 F
*                Total instances in design: 26637
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2362.35MB/3960.90MB/2380.39MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:59, real=0:00:58, mem=2684.89M, totSessionCpu=3:15:58).
**optDesign ... cpu = 0:02:31, real = 0:02:32, mem = 2334.9M, totSessionCpu=3:15:58 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:16:00 mem=2684.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 28418
AAE_INFO-618: Total number of nets in the design is 28940,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.7 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28418. 
Total number of fetched objects 28418
AAE_INFO-618: Total number of nets in the design is 28940,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:00:49.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=0:00:49.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/coe_eosdata_bywe9G/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [27848 node(s), 31464 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.4 real=0:00:18.0 totSessionCpu=0:00:51.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.5/0:00:17.4 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=3:16:17 mem=2684.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2684.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2694.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/coe_eosdata_bywe9G/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2694.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2694.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2694.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  | -0.006  | -0.009  |
|           TNS (ns):| -0.321  | -0.038  | -0.283  |
|    Violating Paths:|   76    |   12    |   64    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.652%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:52, real = 0:02:54, mem = 2330.8M, totSessionCpu=3:16:19 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:16:18.6/3:24:42.1 (1.0), mem = 2678.9M
(I,S,L,T): WC_VIEW: 62.8367, 24.0504, 1.04771, 87.9348
*info: Run optDesign holdfix with 1 thread.
Info: 131 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:21.0 real=0:00:22.0 totSessionCpu=3:16:21 mem=2706.0M density=57.652% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2706.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2706.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2716.0M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0092
      TNS :      -0.3205
      #VP :           76
  Density :      57.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:22.4 real=0:00:23.0 totSessionCpu=3:16:22 mem=2716.0M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0092
      TNS :      -0.3205
      #VP :           76
  Density :      57.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:00:22.4 real=0:00:24.0 totSessionCpu=3:16:22 mem=2735.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0092
      TNS :      -0.3205
      #VP :           76
  Density :      57.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:22.5 real=0:00:24.0 totSessionCpu=3:16:22 mem=2735.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC3823_inst_0 (CKBD2)

    Added inst FE_PHC3824_inst_10 (BUFFD1)

    Added inst FE_PHC3825_reset (BUFFD12)

    Added inst FE_PHC3826_core_instance_psum_mem_instance_N200 (CKBD0)
    Committed inst U4473, resized cell XNR2D1 -> cell XNR2D0
    Committed inst FE_OFC313_core_instance_array_out_60, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0019
      TNS :       0.0000
      #VP :            0
      TNS+:       0.3205/6 improved (0.0534 per commit, 100.000%)
  Density :      57.658%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 4, total 4)
 2 inst resized (phase total 2, total 2)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:00:22.9 real=0:00:24.0 totSessionCpu=3:16:23 mem=2754.2M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================


*info:    Total 4 cells added for Phase I
*info:    Total 2 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2754.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=2754.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2762.2M

*** Finished Core Fixing (fixHold) cpu=0:00:23.6 real=0:00:25.0 totSessionCpu=3:16:23 mem=2762.2M density=57.658% ***

*info:
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD12' used
*info:            1 cell  of type 'CKBD0' used
*info:            1 cell  of type 'CKBD2' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      2 instances changed cell type
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'XNR2D1' to 'XNR2D0'
*** Finish Post Route Hold Fixing (cpu=0:00:23.7 real=0:00:25.0 totSessionCpu=3:16:23 mem=2762.2M density=57.658%) ***
(I,S,L,T): WC_VIEW: 62.8404, 24.0588, 1.04792, 87.9471
*** HoldOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 3:16:23.6/3:24:47.2 (1.0), mem = 2743.1M
**INFO: total 6 insts, 0 nets marked don't touch
**INFO: total 6 insts, 0 nets marked don't touch DB property
**INFO: total 6 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:16:24 mem=2743.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2743.1MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2743.1MB
*** Finished refinePlace (3:16:25 mem=2743.1M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:58, real = 0:03:01, mem = 2332.1M, totSessionCpu=3:16:25 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2689.12M, totSessionCpu=3:16:27).
**optDesign ... cpu = 0:03:00, real = 0:03:02, mem = 2338.4M, totSessionCpu=3:16:27 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0008
        slack threshold: 1.4508
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0008
        slack threshold: 1.4508
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2759.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2759.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2759.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2759.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2759.4M
**optDesign ... cpu = 0:03:03, real = 0:03:05, mem = 2276.8M, totSessionCpu=3:16:30 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 11
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 11

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:30:54 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 3482 dirty instances, 60 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(3475 insts marked dirty, reset pre-exisiting dirty flag on 3795 insts, 7177 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:30:56 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2196.42 (MB), peak = 2381.21 (MB)
#Merging special wires: starts on Wed Mar 22 20:30:58 2023 with memory = 2196.49 (MB), peak = 2381.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 272.32000 192.51000 ) on M1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 394.57500 212.48500 ) on M1 for NET FE_OFN105_n17754. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 216.12000 181.71000 ) on M1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 19.30000 216.11500 ) on M1 for NET FE_OFN57_n16888. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 273.49500 192.70000 ) on M1 for NET core_instance_mac_array_instance_col_idx_6__mac_col_inst_N38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 217.29500 181.90000 ) on M1 for NET core_instance_mac_array_instance_col_idx_6__mac_col_inst_N38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 160.10000 190.79500 ) on M1 for NET n18391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 410.20000 270.20000 ) on M1 for NET FE_OFN99_n17685. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 115.00000 167.18000 ) on M1 for NET FE_PHN3703_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 170.91500 372.70000 ) on M1 for NET core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 152.09500 353.08000 ) on M1 for NET core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 174.50000 325.72000 ) on M1 for NET core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 174.90000 322.40000 ) on M1 for NET core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 126.30000 302.39500 ) on M1 for NET FE_OCPN3015_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 118.50500 191.17500 ) on M1 for NET FE_OCPN3015_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 122.20000 189.00000 ) on M1 for NET FE_OCPN3015_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 238.31500 156.52000 ) on M1 for NET n6493. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 235.68000 147.88000 ) on M1 for NET n6493. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 118.08000 230.68000 ) on M1 for NET FE_OCPN19181_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 121.10000 227.08500 ) on M1 for NET FE_OCPN19181_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#7174 routed nets are extracted.
#    2676 (9.25%) extracted nets are partially routed.
#21247 routed net(s) are imported.
#1 (0.00%) nets are without wires.
#522 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 28944.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:30:59 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.93 (MB)
#Total memory = 2196.52 (MB)
#Peak memory = 2381.21 (MB)
#
#
#Start global routing on Wed Mar 22 20:30:59 2023
#
#
#Start global routing initialization on Wed Mar 22 20:30:59 2023
#
#Number of eco nets is 2678
#
#Start global routing data preparation on Wed Mar 22 20:30:59 2023
#
#Start routing resource analysis on Wed Mar 22 20:30:59 2023
#
#Routing resource analysis is done on Wed Mar 22 20:31:01 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2287          80       24964    66.58%
#  M2             V        2288          84       24964     1.32%
#  M3             H        2367           0       24964     0.29%
#  M4             V        1676         696       24964     3.14%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2372           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         593           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  14543       4.53%      199712     8.92%
#
#  135 nets (0.47%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 20:31:01 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2199.07 (MB), peak = 2381.21 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 20:31:01 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2199.07 (MB), peak = 2381.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2208.05 (MB), peak = 2381.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2208.05 (MB), peak = 2381.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 522 (skipped).
#Total number of routable nets = 28422.
#Total number of nets in the design = 28944.
#
#2679 routable nets have only global wires.
#25743 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#148 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2            2677  
#------------------------------------------------
#        Total                  2            2677  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                135           15                14           28272  
#-------------------------------------------------------------------------------
#        Total                135           15                14           28272  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            5(0.04%)   (0.04%)
#  M2           19(0.08%)   (0.08%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     24(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 544697 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8694 um.
#Total wire length on LAYER M2 = 153708 um.
#Total wire length on LAYER M3 = 190607 um.
#Total wire length on LAYER M4 = 121416 um.
#Total wire length on LAYER M5 = 63361 um.
#Total wire length on LAYER M6 = 4702 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190062
#Total number of multi-cut vias = 128104 ( 67.4%)
#Total number of single cut vias = 61958 ( 32.6%)
#Up-Via Summary (total 190062):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61009 ( 64.4%)     33748 ( 35.6%)      94757
# M2               928 (  1.3%)     70811 ( 98.7%)      71739
# M3                20 (  0.1%)     19424 ( 99.9%)      19444
# M4                 1 (  0.0%)      3694 (100.0%)       3695
# M5                 0 (  0.0%)       360 (100.0%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                61958 ( 32.6%)    128104 ( 67.4%)     190062 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 119.3
#Average of max src_to_sink distance for priority net 107.8
#Average of ave src_to_sink distance for priority net 56.6
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 14.57 (MB)
#Total memory = 2211.09 (MB)
#Peak memory = 2381.21 (MB)
#
#Finished global routing on Wed Mar 22 20:31:03 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2208.09 (MB), peak = 2381.21 (MB)
#Start Track Assignment.
#Done with 177 horizontal wires in 2 hboxes and 105 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545535 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8852 um.
#Total wire length on LAYER M2 = 154056 um.
#Total wire length on LAYER M3 = 190934 um.
#Total wire length on LAYER M4 = 121418 um.
#Total wire length on LAYER M5 = 63364 um.
#Total wire length on LAYER M6 = 4702 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 190062
#Total number of multi-cut vias = 128104 ( 67.4%)
#Total number of single cut vias = 61958 ( 32.6%)
#Up-Via Summary (total 190062):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61009 ( 64.4%)     33748 ( 35.6%)      94757
# M2               928 (  1.3%)     70811 ( 98.7%)      71739
# M3                20 (  0.1%)     19424 ( 99.9%)      19444
# M4                 1 (  0.0%)      3694 (100.0%)       3695
# M5                 0 (  0.0%)       360 (100.0%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                61958 ( 32.6%)    128104 ( 67.4%)     190062 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2284.16 (MB), peak = 2381.21 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 93.56 (MB)
#Total memory = 2284.16 (MB)
#Peak memory = 2381.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.8% of the total area was rechecked for DRC, and 50.3% required routing.
#   number of violations = 73
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           11        1        1        0        1        0       14
#	M2            7        7       41        1        0        2       58
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        1        0        0        1
#	Totals       18        8       42        2        1        2       73
#3475 out of 26641 instances (13.0%) need to be verified(marked ipoed), dirty area = 4.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 73
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           11        1        1        0        1        0       14
#	M2            7        7       41        1        0        2       58
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        1        0        0        1
#	Totals       18        8       42        2        1        2       73
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 2314.12 (MB), peak = 2381.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1           11        0       11
#	M2            0        1        1
#	Totals       11        1       12
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2318.91 (MB), peak = 2381.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1           11       11
#	Totals       11       11
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2318.91 (MB), peak = 2381.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2318.98 (MB), peak = 2381.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545370 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8806 um.
#Total wire length on LAYER M2 = 153294 um.
#Total wire length on LAYER M3 = 191245 um.
#Total wire length on LAYER M4 = 121722 um.
#Total wire length on LAYER M5 = 63391 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192431
#Total number of multi-cut vias = 123937 ( 64.4%)
#Total number of single cut vias = 68494 ( 35.6%)
#Up-Via Summary (total 192431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63381 ( 66.5%)     31887 ( 33.5%)      95268
# M2              4556 (  6.2%)     68777 ( 93.8%)      73333
# M3               495 (  2.5%)     19203 ( 97.5%)      19698
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68494 ( 35.6%)    123937 ( 64.4%)     192431 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = -68.13 (MB)
#Total memory = 2216.04 (MB)
#Peak memory = 2381.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2217.58 (MB), peak = 2381.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545370 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8806 um.
#Total wire length on LAYER M2 = 153294 um.
#Total wire length on LAYER M3 = 191245 um.
#Total wire length on LAYER M4 = 121722 um.
#Total wire length on LAYER M5 = 63391 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192431
#Total number of multi-cut vias = 123937 ( 64.4%)
#Total number of single cut vias = 68494 ( 35.6%)
#Up-Via Summary (total 192431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63381 ( 66.5%)     31887 ( 33.5%)      95268
# M2              4556 (  6.2%)     68777 ( 93.8%)      73333
# M3               495 (  2.5%)     19203 ( 97.5%)      19698
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68494 ( 35.6%)    123937 ( 64.4%)     192431 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545370 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8806 um.
#Total wire length on LAYER M2 = 153294 um.
#Total wire length on LAYER M3 = 191245 um.
#Total wire length on LAYER M4 = 121722 um.
#Total wire length on LAYER M5 = 63391 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192431
#Total number of multi-cut vias = 123937 ( 64.4%)
#Total number of single cut vias = 68494 ( 35.6%)
#Up-Via Summary (total 192431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63381 ( 66.5%)     31887 ( 33.5%)      95268
# M2              4556 (  6.2%)     68777 ( 93.8%)      73333
# M3               495 (  2.5%)     19203 ( 97.5%)      19698
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68494 ( 35.6%)    123937 ( 64.4%)     192431 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 20:32:22 2023
#
#
#Start Post Route Wire Spread.
#Done with 641 horizontal wires in 3 hboxes and 587 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545669 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8807 um.
#Total wire length on LAYER M2 = 153360 um.
#Total wire length on LAYER M3 = 191388 um.
#Total wire length on LAYER M4 = 121808 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192431
#Total number of multi-cut vias = 123937 ( 64.4%)
#Total number of single cut vias = 68494 ( 35.6%)
#Up-Via Summary (total 192431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63381 ( 66.5%)     31887 ( 33.5%)      95268
# M2              4556 (  6.2%)     68777 ( 93.8%)      73333
# M3               495 (  2.5%)     19203 ( 97.5%)      19698
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68494 ( 35.6%)    123937 ( 64.4%)     192431 
#
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2284.31 (MB), peak = 2381.21 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545669 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8807 um.
#Total wire length on LAYER M2 = 153360 um.
#Total wire length on LAYER M3 = 191388 um.
#Total wire length on LAYER M4 = 121808 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192431
#Total number of multi-cut vias = 123937 ( 64.4%)
#Total number of single cut vias = 68494 ( 35.6%)
#Up-Via Summary (total 192431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63381 ( 66.5%)     31887 ( 33.5%)      95268
# M2              4556 (  6.2%)     68777 ( 93.8%)      73333
# M3               495 (  2.5%)     19203 ( 97.5%)      19698
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68494 ( 35.6%)    123937 ( 64.4%)     192431 
#
#detailRoute Statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = -68.27 (MB)
#Total memory = 2215.90 (MB)
#Peak memory = 2381.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:36
#Increased memory = -110.99 (MB)
#Total memory = 2165.78 (MB)
#Peak memory = 2381.21 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:32:29 2023
#
**optDesign ... cpu = 0:04:37, real = 0:04:42, mem = 2130.9M, totSessionCpu=3:18:04 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2607.3M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2673.0M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 2673.0M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 2673.0M)
Extracted 40.0004% (CPU Time= 0:00:01.8  MEM= 2673.0M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 2673.0M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 2673.0M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 2677.0M)
Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 2677.0M)
Extracted 90.0004% (CPU Time= 0:00:04.5  MEM= 2677.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2677.0M)
Number of Extracted Resistors     : 502318
Number of Extracted Ground Cap.   : 498128
Number of Extracted Coupling Cap. : 804608
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2645.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 2645.750M)
**optDesign ... cpu = 0:04:45, real = 0:04:49, mem = 2139.9M, totSessionCpu=3:18:12 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2609.11)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2668.4 CPU=0:00:08.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2668.4 CPU=0:00:09.9 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2668.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2668.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2632.52)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2638.67 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2638.67 CPU=0:00:03.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=3:18:31 mem=2638.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2638.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2638.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2638.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2653.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2653.9M
**optDesign ... cpu = 0:05:06, real = 0:05:10, mem = 2219.6M, totSessionCpu=3:18:33 **
**optDesign ... cpu = 0:05:06, real = 0:05:10, mem = 2219.6M, totSessionCpu=3:18:33 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:06, real = 0:05:10, mem = 2219.6M, totSessionCpu=3:18:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2615.94M, totSessionCpu=3:18:33).
**optDesign ... cpu = 0:05:06, real = 0:05:10, mem = 2219.6M, totSessionCpu=3:18:33 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2219.91MB/3790.12MB/2380.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2219.91MB/3790.12MB/2380.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2219.91MB/3790.12MB/2380.39MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT)
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 10%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 20%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 30%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 40%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 50%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 60%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 70%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 80%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 90%

Finished Levelizing
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT)

Starting Activity Propagation
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT)
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 10%
2023-Mar-22 20:33:01 (2023-Mar-23 03:33:01 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2220.59MB/3790.12MB/2380.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT)
 ... Calculating switching power
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT): 10%
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT): 20%
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT): 30%
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT): 40%
2023-Mar-22 20:33:02 (2023-Mar-23 03:33:02 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:33:03 (2023-Mar-23 03:33:03 GMT): 60%
2023-Mar-22 20:33:03 (2023-Mar-23 03:33:03 GMT): 70%
2023-Mar-22 20:33:03 (2023-Mar-23 03:33:03 GMT): 80%
2023-Mar-22 20:33:04 (2023-Mar-23 03:33:04 GMT): 90%

Finished Calculating power
2023-Mar-22 20:33:04 (2023-Mar-23 03:33:04 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=2220.88MB/3790.12MB/2380.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2220.88MB/3790.12MB/2380.39MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=2220.88MB/3790.12MB/2380.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2220.88MB/3790.12MB/2380.39MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:33:04 (2023-Mar-23 03:33:04 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       64.87160044 	   67.6327%
Total Switching Power:      29.94539087 	   31.2199%
Total Leakage Power:         1.10052229 	    1.1474%
Total Power:                95.91751335
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         38.72       1.995      0.3395       41.05        42.8
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      23.66       22.06       0.741       46.45       48.43
Clock (Combinational)              2.499       5.893     0.02005       8.412        8.77
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              64.87       29.95       1.101       95.92         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      64.87       29.95       1.101       95.92         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.499       5.893     0.02005       8.412        8.77
-----------------------------------------------------------------------------------------
Total                              2.499       5.893     0.02005       8.412        8.77
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2227.93MB/3793.62MB/2380.39MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:05:13, real = 0:05:17, mem = 2220.8M, totSessionCpu=3:18:40 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:13, real = 0:05:17, mem = 2214.4M, totSessionCpu=3:18:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=2615.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=2615.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.9 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  0.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:01:07 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:14.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:16.3/0:00:16.2 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:15.6, mem=2617.5M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2617.5M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2615.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.009  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2615.5M
**optDesign ... cpu = 0:05:30, real = 0:05:37, mem = 2215.7M, totSessionCpu=3:18:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 20:33:25, mem=2200.2M)
% Begin Save ccopt configuration ... (date=03/22 20:33:25, mem=2200.2M)
% End Save ccopt configuration ... (date=03/22 20:33:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=2200.8M, current mem=2200.8M)
% Begin Save netlist data ... (date=03/22 20:33:26, mem=2200.8M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 20:33:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2200.8M, current mem=2200.8M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 20:33:26, mem=2201.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 20:33:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2201.3M, current mem=2201.3M)
Saving scheduling_file.cts.19434 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 20:33:27, mem=2208.0M)
% End Save clock tree data ... (date=03/22 20:33:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2208.0M, current mem=2208.0M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 20:33:27, mem=2208.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 20:33:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=2208.1M, current mem=2208.1M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2605.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 20:33:27, mem=2208.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/22 20:33:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2208.1M, current mem=2208.1M)
% Begin Save routing data ... (date=03/22 20:33:28, mem=2208.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=2605.2M) ***
% End Save routing data ... (date=03/22 20:33:28, total cpu=0:00:00.4, real=0:00:00.0, peak res=2208.3M, current mem=2208.3M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2608.2M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/22 20:33:29, mem=2208.3M)
% End Save power constraints data ... (date=03/22 20:33:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2208.3M, current mem=2208.3M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/22 20:33:31, total cpu=0:00:04.5, real=0:00:06.0, peak res=2208.6M, current mem=2208.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2606.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 13
  Overlap     : 0
End Summary

  Verification Complete : 13 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:18.1  MEM: 297.9M)

<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2206.2M, totSessionCpu=3:19:49 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 20:36:27 (2023-Mar-23 03:36:27 GMT)
2023-Mar-22 20:36:27 (2023-Mar-23 03:36:27 GMT): 10%
2023-Mar-22 20:36:27 (2023-Mar-23 03:36:27 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:36:28 (2023-Mar-23 03:36:28 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2281.7M, totSessionCpu=3:20:01 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2806.3M, init mem=2806.3M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2804.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2796.3M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 2862.0M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 2862.0M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 2862.0M)
Extracted 40.0004% (CPU Time= 0:00:01.8  MEM= 2862.0M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 2862.0M)
Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 2862.0M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 2866.0M)
Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 2866.0M)
Extracted 90.0004% (CPU Time= 0:00:04.5  MEM= 2866.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2866.0M)
Number of Extracted Resistors     : 502318
Number of Extracted Ground Cap.   : 498128
Number of Extracted Coupling Cap. : 804608
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2834.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 2834.734M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2815.01)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2874.3 CPU=0:00:08.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2874.3 CPU=0:00:09.0 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2874.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2874.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2798.42)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2804.57 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2804.57 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.5 real=0:00:17.0 totSessionCpu=3:20:27 mem=2804.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2804.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2804.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2804.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2819.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2819.8M
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 2256.7M, totSessionCpu=3:20:29 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 130 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       5024
      Delay constrained sinks:     5024
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 5024 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.062pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 131, tested: 131, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.062pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.062pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.3 real=0:00:03.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2793.09M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 131 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:20:35.0/3:31:07.5 (1.0), mem = 2793.1M
(I,S,L,T): WC_VIEW: 62.8405, 24.0523, 1.04792, 87.9407
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66| 0:00:00.0|  2948.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2948.5M) ***

(I,S,L,T): WC_VIEW: 62.8405, 24.0523, 1.04792, 87.9407
*** DrvOpt [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 3:20:42.5/3:31:15.0 (1.0), mem = 2929.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 2378.4M, totSessionCpu=3:20:43 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2867.40M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2867.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=2867.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2877.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2877.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2867.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2877.4M
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2379.0M, totSessionCpu=3:20:44 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2361.3M, totSessionCpu=3:20:45 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2857.87M, totSessionCpu=3:20:45).
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2362.1M, totSessionCpu=3:20:45 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2857.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=2857.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2867.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2867.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2867.9M
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 2362.3M, totSessionCpu=3:20:47 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:20:47 mem=2857.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2861.3MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2861.3MB
*** Finished refinePlace (3:20:48 mem=2861.3M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:37:21 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:37:23 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2330.86 (MB), peak = 2599.25 (MB)
#Merging special wires: starts on Wed Mar 22 20:37:25 2023 with memory = 2330.88 (MB), peak = 2599.25 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:37:25 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 2330.88 (MB)
#Peak memory = 2599.25 (MB)
#
#
#Start global routing on Wed Mar 22 20:37:25 2023
#
#
#Start global routing initialization on Wed Mar 22 20:37:25 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.91 (MB)
#Total memory = 2330.88 (MB)
#Peak memory = 2599.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 13
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           13       13
#	Totals       13       13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2332.71 (MB), peak = 2599.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2354.33 (MB), peak = 2599.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 4.24 (MB)
#Total memory = 2335.12 (MB)
#Peak memory = 2599.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2336.66 (MB), peak = 2599.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.23 (MB)
#Total memory = 2337.11 (MB)
#Peak memory = 2599.25 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -76.39 (MB)
#Total memory = 2296.22 (MB)
#Peak memory = 2599.25 (MB)
#Number of warnings = 1
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:37:34 2023
#
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 2261.2M, totSessionCpu=3:21:01 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2825.9M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2891.6M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 2891.6M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 2891.6M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 2891.6M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 2891.6M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 2891.6M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 2895.6M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 2895.6M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 2895.6M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2895.6M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2864.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 2864.320M)
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 2272.6M, totSessionCpu=3:21:09 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2834.94)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2894.23 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2894.23 CPU=0:00:09.6 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2894.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2894.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2855.35)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2861.5 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2861.5 CPU=0:00:03.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:18.8 real=0:00:19.0 totSessionCpu=3:21:28 mem=2861.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2861.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2861.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2861.5M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2876.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2876.8M
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 2349.9M, totSessionCpu=3:21:29 **
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 2349.9M, totSessionCpu=3:21:29 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:41, real = 0:01:42, mem = 2338.2M, totSessionCpu=3:21:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=2838.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2838.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2848.8M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2840.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2838.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2838.8M
**optDesign ... cpu = 0:01:44, real = 0:01:45, mem = 2336.8M, totSessionCpu=3:21:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2258.1M, totSessionCpu=3:21:35 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT)
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 10%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 20%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 30%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 40%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 50%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 60%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 70%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 80%
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 90%

Finished Levelizing
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT)

Starting Activity Propagation
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT)
2023-Mar-22 20:38:22 (2023-Mar-23 03:38:22 GMT): 10%
2023-Mar-22 20:38:23 (2023-Mar-23 03:38:23 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:38:23 (2023-Mar-23 03:38:23 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2333.7M, totSessionCpu=3:21:47 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2839.4M, init mem=2839.4M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2837.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2829.4M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 2895.2M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 2895.2M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 2895.2M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 2895.2M)
Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 2895.2M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 2895.2M)
Extracted 70.0007% (CPU Time= 0:00:02.9  MEM= 2899.2M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 2899.2M)
Extracted 90.0005% (CPU Time= 0:00:04.6  MEM= 2899.2M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 2899.2M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2867.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:08.0  MEM: 2867.875M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
End delay calculation. (MEM=0 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.7 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:01:15 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:01:15 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.7/0:00:09.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2848.15)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2907.44 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2907.44 CPU=0:00:09.1 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2907.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2907.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2834.56)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2840.71 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2840.71 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=3:22:24 mem=2840.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2840.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2840.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2840.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2856.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2320.7M, totSessionCpu=3:22:25 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2964.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2964.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2964.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2964.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2964.3M
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 2349.4M, totSessionCpu=3:22:32 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:22:32 mem=2844.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2847.8MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2847.8MB
*** Finished refinePlace (3:22:33 mem=2847.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:39:15 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:39:17 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2323.35 (MB), peak = 2599.25 (MB)
#Merging special wires: starts on Wed Mar 22 20:39:19 2023 with memory = 2323.61 (MB), peak = 2599.25 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:39:19 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.87 (MB)
#Total memory = 2323.61 (MB)
#Peak memory = 2599.25 (MB)
#
#
#Start global routing on Wed Mar 22 20:39:19 2023
#
#
#Start global routing initialization on Wed Mar 22 20:39:19 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.87 (MB)
#Total memory = 2323.61 (MB)
#Peak memory = 2599.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2325.44 (MB), peak = 2599.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.10 (MB)
#Total memory = 2323.70 (MB)
#Peak memory = 2599.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2326.53 (MB), peak = 2599.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 3.10 (MB)
#Total memory = 2326.70 (MB)
#Peak memory = 2599.25 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:13
#Increased memory = -76.50 (MB)
#Total memory = 2291.15 (MB)
#Peak memory = 2599.25 (MB)
#Number of warnings = 1
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:39:28 2023
#
**optDesign ... cpu = 0:01:10, real = 0:01:11, mem = 2257.0M, totSessionCpu=3:22:46 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2813.3M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2879.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 2879.0M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 2879.0M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 2879.0M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 2879.0M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 2879.0M)
Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 2883.0M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 2883.0M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 2883.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2883.0M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2851.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 2851.758M)
**optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 2265.1M, totSessionCpu=3:22:53 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2827.38)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2886.67 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2886.67 CPU=0:00:09.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2886.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2886.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2846.79)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2852.94 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2852.94 CPU=0:00:03.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=3:23:12 mem=2852.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=2852.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=2852.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2852.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2868.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2868.2M
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 2346.1M, totSessionCpu=3:23:13 **
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 2346.1M, totSessionCpu=3:23:13 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 2346.1M, totSessionCpu=3:23:13 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2830.20M, totSessionCpu=3:23:14).
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 2346.2M, totSessionCpu=3:23:14 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:41, mem = 2334.2M, totSessionCpu=3:23:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=2830.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=2830.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2840.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2832.2M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2830.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2830.2M
**optDesign ... cpu = 0:01:42, real = 0:01:44, mem = 2333.1M, totSessionCpu=3:23:18 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2832.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:18.0  MEM: 187.3M)

<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2325.5M, totSessionCpu=3:23:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT)
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 10%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 20%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 30%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 40%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 50%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 60%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 70%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 80%
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT): 90%

Finished Levelizing
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT)

Starting Activity Propagation
2023-Mar-22 20:40:36 (2023-Mar-23 03:40:36 GMT)
2023-Mar-22 20:40:37 (2023-Mar-23 03:40:37 GMT): 10%
2023-Mar-22 20:40:37 (2023-Mar-23 03:40:37 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:40:37 (2023-Mar-23 03:40:37 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2398.7M, totSessionCpu=3:23:50 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2985.4M, init mem=2985.4M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2983.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2975.4M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3041.1M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 3041.1M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3041.1M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3041.1M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3041.1M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 3041.1M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3045.1M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 3045.1M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 3045.1M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 3045.1M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3013.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.7  Real Time: 0:00:08.0  MEM: 3013.844M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2994.12)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3043.87 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3043.87 CPU=0:00:09.2 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3043.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3043.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2978.99)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2985.14 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2985.14 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=3:24:17 mem=2985.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2985.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2985.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2985.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3000.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3000.4M
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2378.5M, totSessionCpu=3:24:18 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 130 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       5024
      Delay constrained sinks:     5024
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 5024 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 131, tested: 131, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.4 real=0:00:03.5)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2972.66M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 131 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:24:25.0/3:35:17.5 (0.9), mem = 2972.7M
(I,S,L,T): WC_VIEW: 62.8406, 24.0544, 1.04792, 87.9429
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66| 0:00:00.0|  3128.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=3128.1M) ***

(I,S,L,T): WC_VIEW: 62.8406, 24.0544, 1.04792, 87.9429
*** DrvOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 3:24:32.6/3:35:25.1 (0.9), mem = 3109.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2501.2M, totSessionCpu=3:24:33 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 3046.97M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3047.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=3047.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3057.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3057.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=3047.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3057.0M
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2501.9M, totSessionCpu=3:24:34 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2484.3M, totSessionCpu=3:24:35 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3035.44M, totSessionCpu=3:24:35).
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 2485.1M, totSessionCpu=3:24:35 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=3035.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=3035.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3045.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3045.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3045.4M
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 2485.3M, totSessionCpu=3:24:37 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:24:37 mem=3035.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3038.9MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3038.9MB
*** Finished refinePlace (3:24:38 mem=3038.9M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:41:31 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:41:33 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2452.83 (MB), peak = 2708.70 (MB)
#Merging special wires: starts on Wed Mar 22 20:41:35 2023 with memory = 2453.08 (MB), peak = 2708.70 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:41:35 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 2453.08 (MB)
#Peak memory = 2708.70 (MB)
#
#
#Start global routing on Wed Mar 22 20:41:35 2023
#
#
#Start global routing initialization on Wed Mar 22 20:41:35 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.91 (MB)
#Total memory = 2453.08 (MB)
#Peak memory = 2708.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2454.91 (MB), peak = 2708.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.08 (MB), peak = 2708.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.67 (MB)
#Total memory = 2454.75 (MB)
#Peak memory = 2708.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2456.29 (MB), peak = 2708.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 3.66 (MB)
#Total memory = 2456.73 (MB)
#Peak memory = 2708.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -72.48 (MB)
#Total memory = 2423.11 (MB)
#Peak memory = 2708.70 (MB)
#Number of warnings = 1
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:41:44 2023
#
**optDesign ... cpu = 0:01:13, real = 0:01:14, mem = 2380.7M, totSessionCpu=3:24:51 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3003.4M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3069.2M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 3069.2M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3069.2M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3069.2M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3069.2M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 3069.2M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3073.2M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 3073.2M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 3073.2M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 3073.2M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3041.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 3041.891M)
**optDesign ... cpu = 0:01:21, real = 0:01:21, mem = 2393.7M, totSessionCpu=3:24:59 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3017.51)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3076.8 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3076.8 CPU=0:00:09.7 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3076.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3076.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3035.92)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3042.07 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3042.07 CPU=0:00:03.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=3:25:18 mem=3042.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=3042.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3042.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3042.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3057.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3057.3M
**optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 2472.8M, totSessionCpu=3:25:19 **
**optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 2472.8M, totSessionCpu=3:25:19 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:42, real = 0:01:43, mem = 2461.3M, totSessionCpu=3:25:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=3019.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3019.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3029.4M
** Profile ** Total reports :  cpu=0:00:00.3, mem=3021.4M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3019.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3019.4M
**optDesign ... cpu = 0:01:45, real = 0:01:46, mem = 2459.6M, totSessionCpu=3:25:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2381.6M, totSessionCpu=3:25:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT)
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 10%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 20%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 30%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 40%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 50%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 60%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 70%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 80%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 90%

Finished Levelizing
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT)

Starting Activity Propagation
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT)
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 10%
2023-Mar-22 20:42:28 (2023-Mar-23 03:42:28 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:42:29 (2023-Mar-23 03:42:29 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2456.7M, totSessionCpu=3:25:36 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3023.0M, init mem=3023.0M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=3020.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3013.0M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3078.7M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 3078.7M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3078.7M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3078.7M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3078.7M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 3078.7M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3082.7M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 3082.7M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 3082.7M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 3082.7M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3051.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 3051.453M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:01:24 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:01:24 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.6/0:00:09.5 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3031.73)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3081.48 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3081.48 CPU=0:00:09.0 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3081.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 3081.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3016.6)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3022.75 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3022.75 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=3:26:13 mem=3022.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=3022.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=3022.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3022.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3038.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 2443.8M, totSessionCpu=3:26:14 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3146.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=3146.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3146.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3146.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3146.4M
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2472.6M, totSessionCpu=3:26:21 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:26:21 mem=3024.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3027.8MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3027.8MB
*** Finished refinePlace (3:26:22 mem=3027.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:43:20 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:43:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2447.66 (MB), peak = 2708.70 (MB)
#Merging special wires: starts on Wed Mar 22 20:43:24 2023 with memory = 2447.67 (MB), peak = 2708.70 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:43:24 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.87 (MB)
#Total memory = 2447.67 (MB)
#Peak memory = 2708.70 (MB)
#
#
#Start global routing on Wed Mar 22 20:43:24 2023
#
#
#Start global routing initialization on Wed Mar 22 20:43:24 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.87 (MB)
#Total memory = 2447.67 (MB)
#Peak memory = 2708.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2449.50 (MB), peak = 2708.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.10 (MB)
#Total memory = 2447.77 (MB)
#Peak memory = 2708.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2450.60 (MB), peak = 2708.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 3.10 (MB)
#Total memory = 2450.77 (MB)
#Peak memory = 2708.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:13
#Increased memory = -76.12 (MB)
#Total memory = 2414.75 (MB)
#Peak memory = 2708.70 (MB)
#Number of warnings = 1
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:43:33 2023
#
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 2380.4M, totSessionCpu=3:26:34 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2993.3M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3059.1M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 3059.1M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3059.1M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3059.1M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3059.1M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 3059.1M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3063.1M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 3063.1M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 3063.1M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 3063.1M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3031.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 3031.797M)
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 2387.8M, totSessionCpu=3:26:42 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3005.41)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3064.71 CPU=0:00:08.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3064.71 CPU=0:00:09.6 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3064.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3064.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3025.82)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3031.98 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3031.98 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=3:27:01 mem=3032.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=3032.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3032.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3032.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3047.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3047.2M
**optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 2469.4M, totSessionCpu=3:27:02 **
**optDesign ... cpu = 0:01:37, real = 0:01:38, mem = 2469.4M, totSessionCpu=3:27:02 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:37, real = 0:01:38, mem = 2469.4M, totSessionCpu=3:27:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=3009.24M, totSessionCpu=3:27:03).
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 2469.5M, totSessionCpu=3:27:03 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 2457.7M, totSessionCpu=3:27:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=3009.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=3009.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3019.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=3010.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3008.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3008.3M
**optDesign ... cpu = 0:01:42, real = 0:01:44, mem = 2456.4M, totSessionCpu=3:27:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3008.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:18.3  MEM: 137.0M)

<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2439.5M, totSessionCpu=3:27:29 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:44:47 (2023-Mar-23 03:44:47 GMT)
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 10%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 20%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 30%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 40%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 50%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 60%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 70%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 80%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 90%

Finished Levelizing
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT)

Starting Activity Propagation
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT)
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 10%
2023-Mar-22 20:44:48 (2023-Mar-23 03:44:48 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:44:49 (2023-Mar-23 03:44:49 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2520.1M, totSessionCpu=3:27:40 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3129.0M, init mem=3129.0M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3126.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3119.0M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 3184.7M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 3184.7M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3184.7M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3184.7M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3184.7M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 3184.7M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3188.7M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 3188.7M)
Extracted 90.0005% (CPU Time= 0:00:04.6  MEM= 3188.7M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 3188.7M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3157.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.7  Real Time: 0:00:07.0  MEM: 3157.461M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:01:33 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:01:33 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.7/0:00:09.6 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3137.73)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3168.41 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3168.41 CPU=0:00:09.2 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3168.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3120.53)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3126.68 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3126.68 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:17.0 totSessionCpu=3:28:17 mem=3126.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3126.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3126.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3126.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3141.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 2502.3M, totSessionCpu=3:28:19 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 28944.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 0.0011
        slack threshold: 1.4511
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 864 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3250.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=3250.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3250.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3250.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3250.3M
**optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 2531.0M, totSessionCpu=3:28:25 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:28:26 mem=3128.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3131.7MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3131.7MB
*** Finished refinePlace (3:28:26 mem=3131.7M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:45:41 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:45:43 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2504.35 (MB), peak = 2832.32 (MB)
#Merging special wires: starts on Wed Mar 22 20:45:45 2023 with memory = 2504.60 (MB), peak = 2832.32 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:45:45 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.87 (MB)
#Total memory = 2504.60 (MB)
#Peak memory = 2832.32 (MB)
#
#
#Start global routing on Wed Mar 22 20:45:45 2023
#
#
#Start global routing initialization on Wed Mar 22 20:45:45 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.87 (MB)
#Total memory = 2504.60 (MB)
#Peak memory = 2832.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2506.43 (MB), peak = 2832.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2512.55 (MB), peak = 2832.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.70 (MB)
#Total memory = 2506.29 (MB)
#Peak memory = 2832.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2507.84 (MB), peak = 2832.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 3.68 (MB)
#Total memory = 2508.28 (MB)
#Peak memory = 2832.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -74.33 (MB)
#Total memory = 2475.39 (MB)
#Peak memory = 2832.32 (MB)
#Number of warnings = 1
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:45:54 2023
#
**optDesign ... cpu = 0:01:11, real = 0:01:13, mem = 2433.6M, totSessionCpu=3:28:40 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3095.3M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3161.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 3161.0M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 3161.0M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3161.0M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3161.0M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 3161.0M)
Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 3165.0M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 3165.0M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 3165.0M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 3165.0M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3133.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 3133.727M)
**optDesign ... cpu = 0:01:18, real = 0:01:20, mem = 2447.6M, totSessionCpu=3:28:47 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3109.34)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3168.64 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3168.64 CPU=0:00:09.5 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 3168.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3129.75)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3135.91 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3135.91 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:18.5 real=0:00:18.0 totSessionCpu=3:29:06 mem=3135.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=3135.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=3135.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3135.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3151.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3151.2M
**optDesign ... cpu = 0:01:38, real = 0:01:40, mem = 2528.7M, totSessionCpu=3:29:07 **
**optDesign ... cpu = 0:01:38, real = 0:01:40, mem = 2528.7M, totSessionCpu=3:29:07 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:38, real = 0:01:40, mem = 2528.7M, totSessionCpu=3:29:07 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3113.17M, totSessionCpu=3:29:08).
**optDesign ... cpu = 0:01:39, real = 0:01:41, mem = 2528.8M, totSessionCpu=3:29:08 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:41, real = 0:01:42, mem = 2516.9M, totSessionCpu=3:29:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=3113.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=3113.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3123.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=3115.2M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3113.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3113.2M
**optDesign ... cpu = 0:01:43, real = 0:01:46, mem = 2515.5M, totSessionCpu=3:29:12 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3113.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:18.3  MEM: 90.4M)

<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2498.6M, totSessionCpu=3:29:36 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT)
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 10%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 20%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 30%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 40%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 50%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 60%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 70%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 80%
2023-Mar-22 20:47:17 (2023-Mar-23 03:47:17 GMT): 90%

Finished Levelizing
2023-Mar-22 20:47:18 (2023-Mar-23 03:47:18 GMT)

Starting Activity Propagation
2023-Mar-22 20:47:18 (2023-Mar-23 03:47:18 GMT)
2023-Mar-22 20:47:18 (2023-Mar-23 03:47:18 GMT): 10%
2023-Mar-22 20:47:18 (2023-Mar-23 03:47:18 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:47:19 (2023-Mar-23 03:47:19 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2579.0M, totSessionCpu=3:29:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3198.3M, init mem=3198.3M)
*info: Placed = 26641          (Fixed = 59)
*info: Unplaced = 0           
Placement Density:57.66%(118843/206116)
Placement Density (including fixed std cells):57.66%(118843/206116)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3196.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26641

Instance distribution across the VT partitions:

 LVT : inst = 10891 (40.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10891 (40.9%)

 HVT : inst = 15750 (59.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15750 (59.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3188.3M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3254.0M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 3254.0M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3254.0M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3254.0M)
Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 3254.0M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 3254.0M)
Extracted 70.0007% (CPU Time= 0:00:02.9  MEM= 3258.0M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 3258.0M)
Extracted 90.0005% (CPU Time= 0:00:04.6  MEM= 3258.0M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 3258.0M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3226.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:07.0  MEM: 3226.766M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3207.04)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3256.79 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3256.79 CPU=0:00:09.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3256.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3256.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3189.91)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3196.06 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3196.06 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:18.2 real=0:00:18.0 totSessionCpu=3:30:15 mem=3196.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=3196.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3196.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3196.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3211.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3211.3M
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 2561.7M, totSessionCpu=3:30:16 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 130 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 206100.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       5024
      Delay constrained sinks:     5024
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 5024 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 131, tested: 131, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
  Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=128, i=2, icg=0, nicg=0, l=0, total=130
    cell areas       : b=930.600um^2, i=5.040um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=935.640um^2
    cell capacitance : b=0.512pF, i=0.009pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.521pF
    sink capacitance : count=5024, total=4.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.357pF, leaf=3.063pF, total=3.419pF
    wire lengths     : top=0.000um, trunk=2660.500um, leaf=19233.270um, total=21893.770um
    hp wire lengths  : top=0.000um, trunk=2137.800um, leaf=5597.000um, total=7734.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=58 avg=0.038ns sd=0.025ns min=0.010ns max=0.100ns {42 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=73 avg=0.073ns sd=0.029ns min=0.018ns max=0.103ns {18 <= 0.063ns, 5 <= 0.084ns, 42 <= 0.094ns, 5 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 72 BUFFD12: 4 CKBD12: 8 CKBD3: 3 BUFFD2: 1 CKBD2: 9 BUFFD1: 12 CKBD1: 10 CKBD0: 5 
     Invs: INVD4: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.386, max=0.900, avg=0.648, sd=0.150], skew [0.515 vs 0.057*], 31.8% {0.685, 0.742} (wid=0.039 ws=0.031) (gid=0.873 gs=0.501)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       131 (unrouted=0, trialRouted=0, noStatus=0, routed=131, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 28813 (unrouted=522, trialRouted=0, noStatus=0, routed=28291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=522, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.4 real=0:00:03.5)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 3184.58M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 131 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:30:22.8/3:41:59.4 (0.9), mem = 3184.6M
(I,S,L,T): WC_VIEW: 62.8406, 24.0544, 1.04792, 87.9429
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.66| 0:00:00.0|  3340.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 131 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=3340.0M) ***

(I,S,L,T): WC_VIEW: 62.8406, 24.0544, 1.04792, 87.9429
*** DrvOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 3:30:30.4/3:42:07.0 (0.9), mem = 3320.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2688.6M, totSessionCpu=3:30:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 3258.89M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3258.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=3258.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3268.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3268.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=3258.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3268.9M
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2689.2M, totSessionCpu=3:30:32 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 2671.8M, totSessionCpu=3:30:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3247.36M, totSessionCpu=3:30:33).
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 2672.6M, totSessionCpu=3:30:33 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=3247.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=3247.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3257.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=3257.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3257.4M
**optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 2672.8M, totSessionCpu=3:30:35 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:30:35 mem=3247.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3250.8MB
Summary Report:
Instances move: 0 (out of 26582 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3250.8MB
*** Finished refinePlace (3:30:36 mem=3250.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 20:48:13 2023
#
#num needed restored net=0
#need_extraction net=0 (total=28944)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Mar 22 20:48:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 28942 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2640.47 (MB), peak = 2890.93 (MB)
#Merging special wires: starts on Wed Mar 22 20:48:17 2023 with memory = 2640.72 (MB), peak = 2890.93 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 20:48:17 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 2640.72 (MB)
#Peak memory = 2890.93 (MB)
#
#
#Start global routing on Wed Mar 22 20:48:17 2023
#
#
#Start global routing initialization on Wed Mar 22 20:48:17 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.91 (MB)
#Total memory = 2640.72 (MB)
#Peak memory = 2890.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2642.55 (MB), peak = 2890.93 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2648.73 (MB), peak = 2890.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.67 (MB)
#Total memory = 2642.39 (MB)
#Peak memory = 2890.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2643.93 (MB), peak = 2890.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 135
#Total wire length = 545686 um.
#Total half perimeter of net bounding box = 475198 um.
#Total wire length on LAYER M1 = 8809 um.
#Total wire length on LAYER M2 = 153359 um.
#Total wire length on LAYER M3 = 191401 um.
#Total wire length on LAYER M4 = 121811 um.
#Total wire length on LAYER M5 = 63394 um.
#Total wire length on LAYER M6 = 4703 um.
#Total wire length on LAYER M7 = 1766 um.
#Total wire length on LAYER M8 = 442 um.
#Total number of vias = 192437
#Total number of multi-cut vias = 123902 ( 64.4%)
#Total number of single cut vias = 68535 ( 35.6%)
#Up-Via Summary (total 192437):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63387 ( 66.5%)     31881 ( 33.5%)      95268
# M2              4579 (  6.2%)     68759 ( 93.8%)      73338
# M3               507 (  2.6%)     19192 ( 97.4%)      19699
# M4                58 (  1.6%)      3647 ( 98.4%)       3705
# M5                 4 (  1.1%)       356 ( 98.9%)        360
# M6                 0 (  0.0%)        39 (100.0%)         39
# M7                 0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                68535 ( 35.6%)    123902 ( 64.4%)     192437 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 3.66 (MB)
#Total memory = 2644.38 (MB)
#Peak memory = 2890.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -72.48 (MB)
#Total memory = 2610.64 (MB)
#Peak memory = 2890.93 (MB)
#Number of warnings = 1
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 20:48:26 2023
#
**optDesign ... cpu = 0:01:14, real = 0:01:15, mem = 2568.0M, totSessionCpu=3:30:49 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3216.4M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 3282.1M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 3282.1M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 3282.1M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 3282.1M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 3282.1M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 3282.1M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 3286.1M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 3286.1M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 3286.1M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 3286.1M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3254.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 3254.812M)
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 2580.5M, totSessionCpu=3:30:57 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3231.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3290.72 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3290.72 CPU=0:00:09.7 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3290.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3290.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3251.84)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  12.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3257.99 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3257.99 CPU=0:00:03.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:18.8 real=0:00:19.0 totSessionCpu=3:31:16 mem=3258.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=3258.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3258.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3258.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=3273.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3273.3M
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 2660.1M, totSessionCpu=3:31:17 **
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 2660.1M, totSessionCpu=3:31:17 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:43, real = 0:01:44, mem = 2648.6M, totSessionCpu=3:31:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=3235.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=3235.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3245.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=3237.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3235.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10184  |  6398   |  6728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.658%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3235.3M
**optDesign ... cpu = 0:01:45, real = 0:01:47, mem = 2646.8M, totSessionCpu=3:31:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3233.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:18.2  MEM: 37.9M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 20:49:42 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (474.4000, 473.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 20:49:42 **** Processed 5000 nets.
**** 20:49:43 **** Processed 10000 nets.
**** 20:49:43 **** Processed 15000 nets.
**** 20:49:43 **** Processed 20000 nets.
**** 20:49:43 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 20:49:44 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.973M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2958.80MB/4445.11MB/2958.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2958.80MB/4445.11MB/2958.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2958.80MB/4445.11MB/2958.80MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT)
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 10%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 20%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 30%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 40%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 50%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 60%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 70%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 80%
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT): 90%

Finished Levelizing
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT)

Starting Activity Propagation
2023-Mar-22 20:50:00 (2023-Mar-23 03:50:00 GMT)
2023-Mar-22 20:50:01 (2023-Mar-23 03:50:01 GMT): 10%
2023-Mar-22 20:50:01 (2023-Mar-23 03:50:01 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:50:01 (2023-Mar-23 03:50:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2958.80MB/4445.11MB/2958.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-22 20:50:01 (2023-Mar-23 03:50:01 GMT)
 ... Calculating switching power
2023-Mar-22 20:50:01 (2023-Mar-23 03:50:01 GMT): 10%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 20%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 30%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 40%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 60%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 70%
2023-Mar-22 20:50:02 (2023-Mar-23 03:50:02 GMT): 80%
2023-Mar-22 20:50:03 (2023-Mar-23 03:50:03 GMT): 90%

Finished Calculating power
2023-Mar-22 20:50:03 (2023-Mar-23 03:50:03 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2959.07MB/4445.11MB/2959.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2959.07MB/4445.11MB/2959.07MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2959.07MB/4445.11MB/2959.07MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2959.07MB/4445.11MB/2959.07MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       64.87168393 	   67.6310%
Total Switching Power:      29.94790183 	   31.2217%
Total Leakage Power:         1.10052229 	    1.1473%
Total Power:                95.92010774
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2959.07MB/4445.11MB/2959.07MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          26641

Ports/Pins                           307
    metal layer M3                   307

Nets                              308526
    metal layer M1                 10758
    metal layer M2                168349
    metal layer M3                 94228
    metal layer M4                 29960
    metal layer M5                  4868
    metal layer M6                   296
    metal layer M7                    46
    metal layer M8                    21

    Via Instances                 192437

Special Nets                         939
    metal layer M1                   763
    metal layer M2                     4
    metal layer M3                   127
    metal layer M4                    45

    Via Instances                  17736

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               28731
    metal layer M1                  2336
    metal layer M2                 18669
    metal layer M3                  7144
    metal layer M4                   509
    metal layer M5                    66
    metal layer M6                     5
    metal layer M7                     1
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Wed Mar 22 20:50:28 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Wed Mar 22 20:50:30 2023 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.mmmcdEEMiG/modes/CON/CON.sdc' ...
Current (total cpu=3:32:03, real=3:44:36, peak res=2967.1M, current mem=2431.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2441.8M, current mem=2441.8M)
Current (total cpu=3:32:04, real=3:44:36, peak res=2967.1M, current mem=2441.8M)
Reading latency file '/tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.mmmcdEEMiG/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=3145.32 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3161.94)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3244.91 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3217.84 CPU=0:00:09.3 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3217.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3217.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3176.84)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  14.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3182.99 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3182.99 CPU=0:00:03.6 REAL=0:00:03.0)
TAMODEL Cpu User Time =   25.7 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3193.86)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3234.07 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3234.07 CPU=0:00:08.5 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3234.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3234.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3187.07)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  14.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3193.22 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3193.22 CPU=0:00:03.6 REAL=0:00:03.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.mmmclmttzb/modes/CON/CON.sdc' ...
Current (total cpu=3:33:05, real=3:45:38, peak res=2967.1M, current mem=2431.8M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2442.6M, current mem=2442.6M)
Current (total cpu=3:33:05, real=3:45:38, peak res=2967.1M, current mem=2442.6M)
Reading latency file '/tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/.mmmclmttzb/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=3127.35 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26641 and nets=28944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_19434_ieng6-ece-12.ucsd.edu_helong_ZJM4kb/fullchip_19434_RMNv3j.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3123.4M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 3197.1M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 3197.1M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 3197.1M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 3197.1M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 3197.1M)
Extracted 60.0004% (CPU Time= 0:00:02.0  MEM= 3197.1M)
Extracted 70.0007% (CPU Time= 0:00:02.4  MEM= 3201.1M)
Extracted 80.0006% (CPU Time= 0:00:02.9  MEM= 3201.1M)
Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 3201.1M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 3201.1M)
Number of Extracted Resistors     : 501594
Number of Extracted Ground Cap.   : 497405
Number of Extracted Coupling Cap. : 802276
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3185.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:06.0  MEM: 3185.074M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3185.07)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3268.05 CPU=0:00:07.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=3240.97 CPU=0:00:09.0 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3241.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3191.97)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3198.12 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3198.12 CPU=0:00:00.7 REAL=0:00:01.0)
TAMODEL Cpu User Time =   24.5 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3208.99)
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3249.2 CPU=0:00:07.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=3249.2 CPU=0:00:07.9 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3249.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3249.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3202.2)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 28422. 
Total number of fetched objects 28422
AAE_INFO-618: Total number of nets in the design is 28944,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3208.36 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3208.36 CPU=0:00:00.7 REAL=0:00:01.0)
<CMD> saveDesign final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 20:53:01, mem=2498.2M)
% Begin Save ccopt configuration ... (date=03/22 20:53:01, mem=2498.2M)
% End Save ccopt configuration ... (date=03/22 20:53:01, total cpu=0:00:00.3, real=0:00:00.0, peak res=2498.8M, current mem=2498.8M)
% Begin Save netlist data ... (date=03/22 20:53:01, mem=2498.8M)
Writing Binary DB to final.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 20:53:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2498.8M, current mem=2498.8M)
Saving congestion map file final.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 20:53:02, mem=2499.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 20:53:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2499.4M, current mem=2499.4M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.19434 in final.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 20:53:02, mem=2506.3M)
% End Save clock tree data ... (date=03/22 20:53:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2506.3M, current mem=2506.3M)
Saving preference file final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 20:53:02, mem=2506.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 20:53:03, total cpu=0:00:00.2, real=0:00:00.0, peak res=2506.4M, current mem=2506.4M)
Saving PG file final.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3142.2M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/22 20:53:03, mem=2506.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/22 20:53:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2506.4M, current mem=2506.4M)
% Begin Save routing data ... (date=03/22 20:53:03, mem=2506.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=3142.2M) ***
% End Save routing data ... (date=03/22 20:53:04, total cpu=0:00:00.4, real=0:00:01.0, peak res=2506.6M, current mem=2506.6M)
Saving property file final.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3145.2M) ***
#Saving pin access data to file final.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/22 20:53:05, mem=2506.6M)
% End Save power constraints data ... (date=03/22 20:53:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2506.6M, current mem=2506.6M)
Cmin Cmax
Generated self-contained design final.enc.dat
#% End save design ... (date=03/22 20:53:07, total cpu=0:00:04.1, real=0:00:06.0, peak res=2506.6M, current mem=2505.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 3113.176M, initial mem = 283.785M) ***
*** Message Summary: 2136 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=3:39:10, real=4:14:28, mem=3113.2M) ---
