{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 15:42:57 2006 " "Info: Processing started: Sat Sep 23 15:42:57 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ref_in " "Info: Assuming node \"ref_in\" is an undefined clock" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 6 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ref_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "osc_in " "Info: Assuming node \"osc_in\" is an undefined clock" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "osc_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "osc_1k " "Info: Detected ripple clock \"osc_1k\" as buffer" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 13 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "osc_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ref_1k " "Info: Detected ripple clock \"ref_1k\" as buffer" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 12 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ref_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ref_in register ref_count\[0\] register ref_count\[12\] 248.32 MHz 4.027 ns Internal " "Info: Clock \"ref_in\" has Internal fmax of 248.32 MHz between source register \"ref_count\[0\]\" and destination register \"ref_count\[12\]\" (period= 4.027 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.761 ns + Longest register register " "Info: + Longest register to register delay is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[0\] 1 REG LCFF_X21_Y6_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N3; Fanout = 3; REG Node = 'ref_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_count[0] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.596 ns) 1.033 ns Add0~181 2 COMB LCCOMB_X21_Y6_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.596 ns) = 1.033 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 2; COMB Node = 'Add0~181'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.033 ns" { ref_count[0] Add0~181 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.119 ns Add0~183 3 COMB LCCOMB_X21_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.119 ns; Loc. = LCCOMB_X21_Y6_N4; Fanout = 2; COMB Node = 'Add0~183'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~181 Add0~183 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.205 ns Add0~185 4 COMB LCCOMB_X21_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.205 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 2; COMB Node = 'Add0~185'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~183 Add0~185 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.291 ns Add0~187 5 COMB LCCOMB_X21_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.291 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'Add0~187'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~185 Add0~187 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.377 ns Add0~189 6 COMB LCCOMB_X21_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.377 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'Add0~189'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~187 Add0~189 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.463 ns Add0~191 7 COMB LCCOMB_X21_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.463 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'Add0~191'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~189 Add0~191 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.653 ns Add0~193 8 COMB LCCOMB_X21_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.653 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'Add0~193'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~191 Add0~193 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.739 ns Add0~195 9 COMB LCCOMB_X21_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.739 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'Add0~195'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~193 Add0~195 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.825 ns Add0~197 10 COMB LCCOMB_X21_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.825 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'Add0~197'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~195 Add0~197 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.911 ns Add0~199 11 COMB LCCOMB_X21_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.911 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'Add0~199'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~197 Add0~199 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.997 ns Add0~201 12 COMB LCCOMB_X21_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.997 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 2; COMB Node = 'Add0~201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~199 Add0~201 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.083 ns Add0~203 13 COMB LCCOMB_X21_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.083 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 2; COMB Node = 'Add0~203'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~201 Add0~203 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.589 ns Add0~204 14 COMB LCCOMB_X21_Y6_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 2.589 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 1; COMB Node = 'Add0~204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~203 Add0~204 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.370 ns) 3.653 ns ref_count~414 15 COMB LCCOMB_X20_Y6_N24 1 " "Info: 15: + IC(0.694 ns) + CELL(0.370 ns) = 3.653 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 1; COMB Node = 'ref_count~414'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.064 ns" { Add0~204 ref_count~414 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.761 ns ref_count\[12\] 16 REG LCFF_X20_Y6_N25 3 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 3.761 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'ref_count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ref_count~414 ref_count[12] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 69.93 % ) " "Info: Total cell delay = 2.630 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 30.07 % ) " "Info: Total interconnect delay = 1.131 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.761 ns" { ref_count[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 ref_count~414 ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.761 ns" { ref_count[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 ref_count~414 ref_count[12] } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.694ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 2.756 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ref_in 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns ref_in~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'ref_in~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { ref_in ref_in~clkctrl } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.756 ns ref_count\[12\] 3 REG LCFF_X20_Y6_N25 3 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'ref_count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.486 ns" { ref_in~clkctrl ref_count[12] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.17 % ) " "Info: Total cell delay = 1.796 ns ( 65.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 34.83 % ) " "Info: Total interconnect delay = 0.960 ns ( 34.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.756 ns" { ref_in ref_in~clkctrl ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.756 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[12] } { 0.000ns 0.000ns 0.140ns 0.820ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ref_in 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns ref_in~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'ref_in~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { ref_in ref_in~clkctrl } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.758 ns ref_count\[0\] 3 REG LCFF_X21_Y6_N3 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X21_Y6_N3; Fanout = 3; REG Node = 'ref_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.488 ns" { ref_in~clkctrl ref_count[0] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.12 % ) " "Info: Total cell delay = 1.796 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 34.88 % ) " "Info: Total interconnect delay = 0.962 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { ref_in ref_in~clkctrl ref_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.756 ns" { ref_in ref_in~clkctrl ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.756 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[12] } { 0.000ns 0.000ns 0.140ns 0.820ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { ref_in ref_in~clkctrl ref_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.761 ns" { ref_count[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 ref_count~414 ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.761 ns" { ref_count[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 ref_count~414 ref_count[12] } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.694ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.756 ns" { ref_in ref_in~clkctrl ref_count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.756 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[12] } { 0.000ns 0.000ns 0.140ns 0.820ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.758 ns" { ref_in ref_in~clkctrl ref_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.758 ns" { ref_in ref_in~combout ref_in~clkctrl ref_count[0] } { 0.000ns 0.000ns 0.140ns 0.822ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "osc_in register osc_count\[1\] register osc_count\[11\] 250.69 MHz 3.989 ns Internal " "Info: Clock \"osc_in\" has Internal fmax of 250.69 MHz between source register \"osc_count\[1\]\" and destination register \"osc_count\[11\]\" (period= 3.989 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.725 ns + Longest register register " "Info: + Longest register to register delay is 3.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_count\[1\] 1 REG LCFF_X15_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N3; Fanout = 3; REG Node = 'osc_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_count[1] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.615 ns) 2.534 ns Equal1~140 2 COMB LCCOMB_X14_Y3_N4 6 " "Info: 2: + IC(1.919 ns) + CELL(0.615 ns) = 2.534 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 6; COMB Node = 'Equal1~140'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.534 ns" { osc_count[1] Equal1~140 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.370 ns) 3.617 ns osc_count~317 3 COMB LCCOMB_X15_Y3_N30 1 " "Info: 3: + IC(0.713 ns) + CELL(0.370 ns) = 3.617 ns; Loc. = LCCOMB_X15_Y3_N30; Fanout = 1; COMB Node = 'osc_count~317'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.083 ns" { Equal1~140 osc_count~317 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.725 ns osc_count\[11\] 4 REG LCFF_X15_Y3_N31 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.725 ns; Loc. = LCFF_X15_Y3_N31; Fanout = 3; REG Node = 'osc_count\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { osc_count~317 osc_count[11] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.093 ns ( 29.34 % ) " "Info: Total cell delay = 1.093 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 70.66 % ) " "Info: Total interconnect delay = 2.632 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.725 ns" { osc_count[1] Equal1~140 osc_count~317 osc_count[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.725 ns" { osc_count[1] Equal1~140 osc_count~317 osc_count[11] } { 0.000ns 1.919ns 0.713ns 0.000ns } { 0.000ns 0.615ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 8.385 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_in\" to destination register is 8.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 17 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 17; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.714 ns) + CELL(0.666 ns) 8.385 ns osc_count\[11\] 2 REG LCFF_X15_Y3_N31 3 " "Info: 2: + IC(6.714 ns) + CELL(0.666 ns) = 8.385 ns; Loc. = LCFF_X15_Y3_N31; Fanout = 3; REG Node = 'osc_count\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.380 ns" { osc_in osc_count[11] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 19.93 % ) " "Info: Total cell delay = 1.671 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.714 ns ( 80.07 % ) " "Info: Total interconnect delay = 6.714 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[11] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 8.385 ns - Longest register " "Info: - Longest clock path from clock \"osc_in\" to source register is 8.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 17 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 17; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.714 ns) + CELL(0.666 ns) 8.385 ns osc_count\[1\] 2 REG LCFF_X15_Y3_N3 3 " "Info: 2: + IC(6.714 ns) + CELL(0.666 ns) = 8.385 ns; Loc. = LCFF_X15_Y3_N3; Fanout = 3; REG Node = 'osc_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.380 ns" { osc_in osc_count[1] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 19.93 % ) " "Info: Total cell delay = 1.671 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.714 ns ( 80.07 % ) " "Info: Total interconnect delay = 6.714 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[1] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[11] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[1] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.725 ns" { osc_count[1] Equal1~140 osc_count~317 osc_count[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.725 ns" { osc_count[1] Equal1~140 osc_count~317 osc_count[11] } { 0.000ns 1.919ns 0.713ns 0.000ns } { 0.000ns 0.615ns 0.370ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[11] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.385 ns" { osc_in osc_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.385 ns" { osc_in osc_in~combout osc_count[1] } { 0.000ns 0.000ns 6.714ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_in pfd_out pfd:comb_60\|SYNTHESIZED_WIRE_12 19.466 ns register " "Info: tco from clock \"osc_in\" to destination pin \"pfd_out\" through register \"pfd:comb_60\|SYNTHESIZED_WIRE_12\" is 19.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 12.638 ns + Longest register " "Info: + Longest clock path from clock \"osc_in\" to source register is 12.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 17 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 17; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.719 ns) + CELL(0.970 ns) 8.694 ns osc_1k 2 REG LCFF_X14_Y3_N27 3 " "Info: 2: + IC(6.719 ns) + CELL(0.970 ns) = 8.694 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 3; REG Node = 'osc_1k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.689 ns" { osc_in osc_1k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.000 ns) 11.144 ns osc_1k~clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(2.450 ns) + CELL(0.000 ns) = 11.144 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'osc_1k~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.450 ns" { osc_1k osc_1k~clkctrl } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 12.638 ns pfd:comb_60\|SYNTHESIZED_WIRE_12 4 REG LCFF_X12_Y8_N17 3 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 12.638 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 3; REG Node = 'pfd:comb_60\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.494 ns" { osc_1k~clkctrl pfd:comb_60|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.641 ns ( 20.90 % ) " "Info: Total cell delay = 2.641 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.997 ns ( 79.10 % ) " "Info: Total interconnect delay = 9.997 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.638 ns" { osc_in osc_1k osc_1k~clkctrl pfd:comb_60|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.638 ns" { osc_in osc_in~combout osc_1k osc_1k~clkctrl pfd:comb_60|SYNTHESIZED_WIRE_12 } { 0.000ns 0.000ns 6.719ns 2.450ns 0.828ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.524 ns + Longest register pin " "Info: + Longest register to pin delay is 6.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:comb_60\|SYNTHESIZED_WIRE_12 1 REG LCFF_X12_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 3; REG Node = 'pfd:comb_60\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:comb_60|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.370 ns) 1.120 ns pfd:comb_60\|pfd_out~0 2 COMB LCCOMB_X12_Y7_N28 2 " "Info: 2: + IC(0.750 ns) + CELL(0.370 ns) = 1.120 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 2; COMB Node = 'pfd:comb_60\|pfd_out~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.120 ns" { pfd:comb_60|SYNTHESIZED_WIRE_12 pfd:comb_60|pfd_out~0 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(3.116 ns) 6.524 ns pfd_out 3 PIN PIN_145 0 " "Info: 3: + IC(2.288 ns) + CELL(3.116 ns) = 6.524 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'pfd_out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.404 ns" { pfd:comb_60|pfd_out~0 pfd_out } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.486 ns ( 53.43 % ) " "Info: Total cell delay = 3.486 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.038 ns ( 46.57 % ) " "Info: Total interconnect delay = 3.038 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.524 ns" { pfd:comb_60|SYNTHESIZED_WIRE_12 pfd:comb_60|pfd_out~0 pfd_out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.524 ns" { pfd:comb_60|SYNTHESIZED_WIRE_12 pfd:comb_60|pfd_out~0 pfd_out } { 0.000ns 0.750ns 2.288ns } { 0.000ns 0.370ns 3.116ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.638 ns" { osc_in osc_1k osc_1k~clkctrl pfd:comb_60|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.638 ns" { osc_in osc_in~combout osc_1k osc_1k~clkctrl pfd:comb_60|SYNTHESIZED_WIRE_12 } { 0.000ns 0.000ns 6.719ns 2.450ns 0.828ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.524 ns" { pfd:comb_60|SYNTHESIZED_WIRE_12 pfd:comb_60|pfd_out~0 pfd_out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.524 ns" { pfd:comb_60|SYNTHESIZED_WIRE_12 pfd:comb_60|pfd_out~0 pfd_out } { 0.000ns 0.750ns 2.288ns } { 0.000ns 0.370ns 3.116ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "osc_in LED\[1\] 11.346 ns Longest " "Info: Longest tpd from source pin \"osc_in\" to destination pin \"LED\[1\]\" is 11.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 17 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 17; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.055 ns) + CELL(3.286 ns) 11.346 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.055 ns) + CELL(3.286 ns) = 11.346 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.341 ns" { osc_in LED[1] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.291 ns ( 37.82 % ) " "Info: Total cell delay = 4.291 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.055 ns ( 62.18 % ) " "Info: Total interconnect delay = 7.055 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.346 ns" { osc_in LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.346 ns" { osc_in osc_in~combout LED[1] } { 0.000ns 0.000ns 7.055ns } { 0.000ns 1.005ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 15:42:57 2006 " "Info: Processing ended: Sat Sep 23 15:42:57 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
