[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BitsArray/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BitsArray/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<198> s<197> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<44> s<3> l<2:1> el<2:7>
n<aes_reg_status> u<3> t<StringConst> p<44> s<18> l<2:8> el<2:22>
n<> u<4> t<IntegerAtomType_Int> p<5> l<3:14> el<3:17>
n<> u<5> t<Data_type> p<6> c<4> l<3:14> el<3:17>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<3:14> el<3:17>
n<Width> u<7> t<StringConst> p<14> s<13> l<3:18> el<3:23>
n<1> u<8> t<IntConst> p<9> l<3:26> el<3:27>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:26> el<3:27>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:26> el<3:27>
n<> u<11> t<Constant_expression> p<12> c<10> l<3:26> el<3:27>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3:26> el<3:27>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<3:26> el<3:27>
n<> u<14> t<Param_assignment> p<15> c<7> l<3:18> el<3:27>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3:18> el<3:27>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<3:4> el<3:27>
n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<3:4> el<3:27>
n<> u<18> t<Parameter_port_list> p<44> c<17> s<43> l<2:23> el<4:2>
n<> u<19> t<PortDir_Inp> p<40> s<39> l<5:4> el<5:9>
n<> u<20> t<IntVec_TypeLogic> p<37> s<36> l<5:10> el<5:15>
n<Width> u<21> t<StringConst> p<22> l<5:17> el<5:22>
n<> u<22> t<Primary_literal> p<23> c<21> l<5:17> el<5:22>
n<> u<23> t<Constant_primary> p<24> c<22> l<5:17> el<5:22>
n<> u<24> t<Constant_expression> p<30> c<23> s<29> l<5:17> el<5:22>
n<1> u<25> t<IntConst> p<26> l<5:23> el<5:24>
n<> u<26> t<Primary_literal> p<27> c<25> l<5:23> el<5:24>
n<> u<27> t<Constant_primary> p<28> c<26> l<5:23> el<5:24>
n<> u<28> t<Constant_expression> p<30> c<27> l<5:23> el<5:24>
n<> u<29> t<BinOp_Minus> p<30> s<28> l<5:22> el<5:23>
n<> u<30> t<Constant_expression> p<35> c<24> s<34> l<5:17> el<5:24>
n<0> u<31> t<IntConst> p<32> l<5:25> el<5:26>
n<> u<32> t<Primary_literal> p<33> c<31> l<5:25> el<5:26>
n<> u<33> t<Constant_primary> p<34> c<32> l<5:25> el<5:26>
n<> u<34> t<Constant_expression> p<35> c<33> l<5:25> el<5:26>
n<> u<35> t<Constant_range> p<36> c<30> l<5:17> el<5:26>
n<> u<36> t<Packed_dimension> p<37> c<35> l<5:16> el<5:27>
n<> u<37> t<Data_type> p<38> c<20> l<5:10> el<5:27>
n<> u<38> t<Data_type_or_implicit> p<39> c<37> l<5:10> el<5:27>
n<> u<39> t<Net_port_type> p<40> c<38> l<5:10> el<5:27>
n<> u<40> t<Net_port_header> p<42> c<19> s<41> l<5:4> el<5:27>
n<we_i> u<41> t<StringConst> p<42> l<5:28> el<5:32>
n<> u<42> t<Ansi_port_declaration> p<43> c<40> l<5:4> el<5:32>
n<> u<43> t<List_of_port_declarations> p<44> c<42> l<4:2> el<6:2>
n<> u<44> t<Module_ansi_header> p<46> c<2> s<45> l<2:1> el<6:3>
n<> u<45> t<Endmodule> p<46> l<7:1> el<7:10>
n<> u<46> t<Module_declaration> p<47> c<44> l<2:1> el<7:10>
n<> u<47> t<Description> p<197> c<46> s<145> l<2:1> el<7:10>
n<module> u<48> t<Module_keyword> p<50> s<49> l<9:1> el<9:7>
n<top> u<49> t<StringConst> p<50> l<9:8> el<9:11>
n<> u<50> t<Module_ansi_header> p<144> c<48> s<63> l<9:1> el<9:12>
n<> u<51> t<IntVec_TypeBit> p<52> l<11:4> el<11:7>
n<> u<52> t<Data_type> p<57> c<51> s<56> l<11:4> el<11:7>
n<fcoe_reserved_before_sof> u<53> t<StringConst> p<55> s<54> l<11:8> el<11:32>
n<> u<54> t<Unsized_dimension> p<55> l<11:32> el<11:34>
n<> u<55> t<Variable_decl_assignment> p<56> c<53> l<11:8> el<11:34>
n<> u<56> t<List_of_variable_decl_assignments> p<57> c<55> l<11:8> el<11:34>
n<> u<57> t<Variable_declaration> p<58> c<52> l<11:4> el<11:35>
n<> u<58> t<Data_declaration> p<59> c<57> l<11:4> el<11:35>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<11:4> el<11:35>
n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<11:4> el<11:35>
n<> u<61> t<Module_common_item> p<62> c<60> l<11:4> el<11:35>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<11:4> el<11:35>
n<> u<63> t<Non_port_module_item> p<144> c<62> s<91> l<11:4> el<11:35>
n<> u<64> t<IntVec_TypeLogic> p<75> s<74> l<13:4> el<13:9>
n<7> u<65> t<IntConst> p<66> l<13:11> el<13:12>
n<> u<66> t<Primary_literal> p<67> c<65> l<13:11> el<13:12>
n<> u<67> t<Constant_primary> p<68> c<66> l<13:11> el<13:12>
n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<13:11> el<13:12>
n<0> u<69> t<IntConst> p<70> l<13:13> el<13:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<13:13> el<13:14>
n<> u<71> t<Constant_primary> p<72> c<70> l<13:13> el<13:14>
n<> u<72> t<Constant_expression> p<73> c<71> l<13:13> el<13:14>
n<> u<73> t<Constant_range> p<74> c<68> l<13:11> el<13:14>
n<> u<74> t<Packed_dimension> p<75> c<73> l<13:10> el<13:15>
n<> u<75> t<Data_type> p<85> c<64> s<84> l<13:4> el<13:15>
n<key_init_we> u<76> t<StringConst> p<83> s<82> l<13:16> el<13:27>
n<2> u<77> t<IntConst> p<78> l<13:29> el<13:30>
n<> u<78> t<Primary_literal> p<79> c<77> l<13:29> el<13:30>
n<> u<79> t<Constant_primary> p<80> c<78> l<13:29> el<13:30>
n<> u<80> t<Constant_expression> p<81> c<79> l<13:29> el<13:30>
n<> u<81> t<Unpacked_dimension> p<82> c<80> l<13:28> el<13:31>
n<> u<82> t<Variable_dimension> p<83> c<81> l<13:28> el<13:31>
n<> u<83> t<Variable_decl_assignment> p<84> c<76> l<13:16> el<13:31>
n<> u<84> t<List_of_variable_decl_assignments> p<85> c<83> l<13:16> el<13:31>
n<> u<85> t<Variable_declaration> p<86> c<75> l<13:4> el<13:32>
n<> u<86> t<Data_declaration> p<87> c<85> l<13:4> el<13:32>
n<> u<87> t<Package_or_generate_item_declaration> p<88> c<86> l<13:4> el<13:32>
n<> u<88> t<Module_or_generate_item_declaration> p<89> c<87> l<13:4> el<13:32>
n<> u<89> t<Module_common_item> p<90> c<88> l<13:4> el<13:32>
n<> u<90> t<Module_or_generate_item> p<91> c<89> l<13:4> el<13:32>
n<> u<91> t<Non_port_module_item> p<144> c<90> s<142> l<13:4> el<13:32>
n<aes_reg_status> u<92> t<StringConst> p<140> s<108> l<15:4> el<15:18>
n<Width> u<93> t<StringConst> p<106> s<105> l<16:8> el<16:13>
n<> u<94> t<Dollar_keyword> p<101> s<95> l<16:16> el<16:17>
n<bits> u<95> t<StringConst> p<101> s<100> l<16:17> el<16:21>
n<key_init_we> u<96> t<StringConst> p<97> l<16:22> el<16:33>
n<> u<97> t<Primary_literal> p<98> c<96> l<16:22> el<16:33>
n<> u<98> t<Primary> p<99> c<97> l<16:22> el<16:33>
n<> u<99> t<Expression> p<100> c<98> l<16:22> el<16:33>
n<> u<100> t<List_of_arguments> p<101> c<99> l<16:22> el<16:33>
n<> u<101> t<Complex_func_call> p<102> c<94> l<16:16> el<16:34>
n<> u<102> t<Primary> p<103> c<101> l<16:16> el<16:34>
n<> u<103> t<Expression> p<104> c<102> l<16:16> el<16:34>
n<> u<104> t<Mintypmax_expression> p<105> c<103> l<16:16> el<16:34>
n<> u<105> t<Param_expression> p<106> c<104> l<16:16> el<16:34>
n<> u<106> t<Named_parameter_assignment> p<107> c<93> l<16:7> el<16:36>
n<> u<107> t<List_of_parameter_assignments> p<108> c<106> l<16:7> el<16:36>
n<> u<108> t<Parameter_value_assignment> p<140> c<107> s<139> l<15:19> el<17:5>
n<u_reg_status_key_init> u<109> t<StringConst> p<110> l<17:6> el<17:27>
n<> u<110> t<Name_of_instance> p<139> c<109> s<138> l<17:6> el<17:27>
n<we_i> u<111> t<StringConst> p<137> s<135> l<18:8> el<18:12>
n<key_init_we> u<112> t<StringConst> p<119> s<118> l<18:15> el<18:26>
n<1> u<113> t<IntConst> p<114> l<18:27> el<18:28>
n<> u<114> t<Primary_literal> p<115> c<113> l<18:27> el<18:28>
n<> u<115> t<Primary> p<116> c<114> l<18:27> el<18:28>
n<> u<116> t<Expression> p<117> c<115> l<18:27> el<18:28>
n<> u<117> t<Bit_select> p<118> c<116> l<18:26> el<18:29>
n<> u<118> t<Select> p<119> c<117> l<18:26> el<18:29>
n<> u<119> t<Complex_func_call> p<120> c<112> l<18:15> el<18:29>
n<> u<120> t<Primary> p<121> c<119> l<18:15> el<18:29>
n<> u<121> t<Expression> p<132> c<120> s<131> l<18:15> el<18:29>
n<key_init_we> u<122> t<StringConst> p<129> s<128> l<18:31> el<18:42>
n<0> u<123> t<IntConst> p<124> l<18:43> el<18:44>
n<> u<124> t<Primary_literal> p<125> c<123> l<18:43> el<18:44>
n<> u<125> t<Primary> p<126> c<124> l<18:43> el<18:44>
n<> u<126> t<Expression> p<127> c<125> l<18:43> el<18:44>
n<> u<127> t<Bit_select> p<128> c<126> l<18:42> el<18:45>
n<> u<128> t<Select> p<129> c<127> l<18:42> el<18:45>
n<> u<129> t<Complex_func_call> p<130> c<122> l<18:31> el<18:45>
n<> u<130> t<Primary> p<131> c<129> l<18:31> el<18:45>
n<> u<131> t<Expression> p<132> c<130> l<18:31> el<18:45>
n<> u<132> t<Concatenation> p<133> c<121> l<18:14> el<18:46>
n<> u<133> t<Primary> p<134> c<132> l<18:14> el<18:46>
n<> u<134> t<Expression> p<137> c<133> s<136> l<18:14> el<18:46>
n<> u<135> t<OpenParens> p<137> s<134> l<18:12> el<18:13>
n<> u<136> t<CloseParens> p<137> l<18:47> el<18:48>
n<> u<137> t<Named_port_connection> p<138> c<111> l<18:7> el<18:48>
n<> u<138> t<List_of_port_connections> p<139> c<137> l<18:7> el<18:48>
n<> u<139> t<Hierarchical_instance> p<140> c<110> l<17:6> el<19:5>
n<> u<140> t<Module_instantiation> p<141> c<92> l<15:4> el<19:6>
n<> u<141> t<Module_or_generate_item> p<142> c<140> l<15:4> el<19:6>
n<> u<142> t<Non_port_module_item> p<144> c<141> s<143> l<15:4> el<19:6>
n<> u<143> t<Endmodule> p<144> l<21:1> el<21:10>
n<> u<144> t<Module_declaration> p<145> c<50> l<9:1> el<21:10>
n<> u<145> t<Description> p<197> c<144> s<196> l<9:1> el<21:10>
n<module> u<146> t<Module_keyword> p<150> s<147> l<23:1> el<23:7>
n<toto> u<147> t<StringConst> p<150> s<149> l<23:8> el<23:12>
n<> u<148> t<Port> p<149> l<23:13> el<23:13>
n<> u<149> t<List_of_ports> p<150> c<148> l<23:12> el<23:14>
n<> u<150> t<Module_nonansi_header> p<195> c<146> s<164> l<23:1> el<23:15>
n<> u<151> t<IntVec_TypeBit> p<152> l<25:2> el<25:5>
n<> u<152> t<Data_type> p<157> c<151> s<156> l<25:2> el<25:5>
n<fcoe_reserved_before_sof> u<153> t<StringConst> p<155> s<154> l<25:6> el<25:30>
n<> u<154> t<Unsized_dimension> p<155> l<25:30> el<25:32>
n<> u<155> t<Variable_decl_assignment> p<156> c<153> l<25:6> el<25:32>
n<> u<156> t<List_of_variable_decl_assignments> p<157> c<155> l<25:6> el<25:32>
n<> u<157> t<Variable_declaration> p<158> c<152> l<25:2> el<25:33>
n<> u<158> t<Data_declaration> p<159> c<157> l<25:2> el<25:33>
n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<25:2> el<25:33>
n<> u<160> t<Module_or_generate_item_declaration> p<161> c<159> l<25:2> el<25:33>
n<> u<161> t<Module_common_item> p<162> c<160> l<25:2> el<25:33>
n<> u<162> t<Module_or_generate_item> p<163> c<161> l<25:2> el<25:33>
n<> u<163> t<Non_port_module_item> p<164> c<162> l<25:2> el<25:33>
n<> u<164> t<Module_item> p<195> c<163> s<193> l<25:2> el<25:33>
n<> u<165> t<Data_type_or_implicit> p<187> s<186> l<27:14> el<27:14>
n<a> u<166> t<StringConst> p<185> s<184> l<27:14> el<27:15>
n<> u<167> t<Dollar_keyword> p<180> s<168> l<27:18> el<27:19>
n<bits> u<168> t<StringConst> p<180> s<179> l<27:19> el<27:23>
n<fcoe_reserved_before_sof> u<169> t<StringConst> p<176> s<175> l<27:24> el<27:48>
n<0> u<170> t<IntConst> p<171> l<27:49> el<27:50>
n<> u<171> t<Primary_literal> p<172> c<170> l<27:49> el<27:50>
n<> u<172> t<Primary> p<173> c<171> l<27:49> el<27:50>
n<> u<173> t<Expression> p<174> c<172> l<27:49> el<27:50>
n<> u<174> t<Bit_select> p<175> c<173> l<27:48> el<27:51>
n<> u<175> t<Select> p<176> c<174> l<27:48> el<27:51>
n<> u<176> t<Complex_func_call> p<177> c<169> l<27:24> el<27:51>
n<> u<177> t<Primary> p<178> c<176> l<27:24> el<27:51>
n<> u<178> t<Expression> p<179> c<177> l<27:24> el<27:51>
n<> u<179> t<List_of_arguments> p<180> c<178> l<27:24> el<27:51>
n<> u<180> t<Subroutine_call> p<181> c<167> l<27:18> el<27:52>
n<> u<181> t<Constant_primary> p<182> c<180> l<27:18> el<27:52>
n<> u<182> t<Constant_expression> p<183> c<181> l<27:18> el<27:52>
n<> u<183> t<Constant_mintypmax_expression> p<184> c<182> l<27:18> el<27:52>
n<> u<184> t<Constant_param_expression> p<185> c<183> l<27:18> el<27:52>
n<> u<185> t<Param_assignment> p<186> c<166> l<27:14> el<27:52>
n<> u<186> t<List_of_param_assignments> p<187> c<185> l<27:14> el<27:52>
n<> u<187> t<Parameter_declaration> p<188> c<165> l<27:2> el<27:52>
n<> u<188> t<Package_or_generate_item_declaration> p<189> c<187> l<27:2> el<27:53>
n<> u<189> t<Module_or_generate_item_declaration> p<190> c<188> l<27:2> el<27:53>
n<> u<190> t<Module_common_item> p<191> c<189> l<27:2> el<27:53>
n<> u<191> t<Module_or_generate_item> p<192> c<190> l<27:2> el<27:53>
n<> u<192> t<Non_port_module_item> p<193> c<191> l<27:2> el<27:53>
n<> u<193> t<Module_item> p<195> c<192> s<194> l<27:2> el<27:53>
n<> u<194> t<Endmodule> p<195> l<30:1> el<30:10>
n<> u<195> t<Module_declaration> p<196> c<150> l<23:1> el<30:10>
n<> u<196> t<Description> p<197> c<195> l<23:1> el<30:10>
n<> u<197> t<Source_text> p<198> c<47> l<2:1> el<30:10>
n<> u<198> t<Top_level_rule> c<1> l<2:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsArray/dut.sv:2:1: No timescale set for "aes_reg_status".

[WRN:PA0205] ${SURELOG_DIR}/tests/BitsArray/dut.sv:9:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/BitsArray/dut.sv:23:1: No timescale set for "toto".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BitsArray/dut.sv:2:1: Compile module "work@aes_reg_status".

[INF:CP0303] ${SURELOG_DIR}/tests/BitsArray/dut.sv:9:1: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/tests/BitsArray/dut.sv:23:1: Compile module "work@toto".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/BitsArray/dut.sv:9:1: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/tests/BitsArray/dut.sv:23:1: Top level module "work@toto".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         6
array_var                                              3
bit_select                                             6
bit_typespec                                           7
bit_var                                                2
constant                                              51
design                                                 1
int_typespec                                           2
logic_net                                              5
logic_typespec                                         6
logic_var                                              1
module_inst                                           12
operation                                              8
param_assign                                           4
parameter                                              4
port                                                   3
range                                                 14
ref_module                                             1
ref_obj                                                3
ref_typespec                                          25
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         6
array_var                                              3
bit_select                                             8
bit_typespec                                           7
bit_var                                                2
constant                                              51
design                                                 1
int_typespec                                           2
logic_net                                              5
logic_typespec                                         6
logic_var                                              1
module_inst                                           12
operation                                              9
param_assign                                           4
parameter                                              4
port                                                   4
range                                                 14
ref_module                                             1
ref_obj                                                4
ref_typespec                                          26
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitsArray/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitsArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@aes_reg_status
  |vpiParameter:
  \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23
    |vpiParent:
    \_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@aes_reg_status.Width)
      |vpiParent:
      \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23
      |vpiFullName:work@aes_reg_status.Width
      |vpiActual:
      \_int_typespec: , line:3:14, endln:3:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@aes_reg_status.Width
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:27
    |vpiParent:
    \_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
    |vpiRhs:
    \_constant: , line:3:26, endln:3:27
      |vpiParent:
      \_param_assign: , line:3:18, endln:3:27
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@aes_reg_status)
        |vpiParent:
        \_constant: , line:3:26, endln:3:27
        |vpiFullName:work@aes_reg_status
        |vpiActual:
        \_int_typespec: , line:3:14, endln:3:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23
  |vpiDefName:work@aes_reg_status
  |vpiNet:
  \_logic_net: (work@aes_reg_status.we_i), line:5:28, endln:5:32
    |vpiParent:
    \_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
    |vpiName:we_i
    |vpiFullName:work@aes_reg_status.we_i
    |vpiNetType:36
  |vpiPort:
  \_port: (we_i), line:5:28, endln:5:32
    |vpiParent:
    \_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
    |vpiName:we_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@aes_reg_status.we_i.we_i), line:5:28, endln:5:32
      |vpiParent:
      \_port: (we_i), line:5:28, endln:5:32
      |vpiName:we_i
      |vpiFullName:work@aes_reg_status.we_i.we_i
      |vpiActual:
      \_logic_net: (work@aes_reg_status.we_i), line:5:28, endln:5:32
    |vpiTypedef:
    \_ref_typespec: (work@aes_reg_status.we_i)
      |vpiParent:
      \_port: (we_i), line:5:28, endln:5:32
      |vpiFullName:work@aes_reg_status.we_i
      |vpiActual:
      \_logic_typespec: , line:5:10, endln:5:27
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@top.fcoe_reserved_before_sof)
      |vpiParent:
      \_logic_net: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
      |vpiFullName:work@top.fcoe_reserved_before_sof
      |vpiActual:
      \_bit_typespec: , line:11:4, endln:11:34
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@top.fcoe_reserved_before_sof
  |vpiNet:
  \_logic_net: (work@top.key_init_we), line:13:16, endln:13:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@top.key_init_we)
      |vpiParent:
      \_logic_net: (work@top.key_init_we), line:13:16, endln:13:27
      |vpiFullName:work@top.key_init_we
      |vpiActual:
      \_logic_typespec: , line:13:4, endln:13:31
    |vpiName:key_init_we
    |vpiFullName:work@top.key_init_we
    |vpiNetType:36
  |vpiRefModule:
  \_ref_module: work@aes_reg_status (u_reg_status_key_init), line:17:6, endln:17:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiName:u_reg_status_key_init
    |vpiDefName:work@aes_reg_status
    |vpiActual:
    \_module_inst: work@aes_reg_status (work@aes_reg_status), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:2:1, endln:7:10
    |vpiPort:
    \_port: (we_i), line:18:7, endln:18:48
      |vpiParent:
      \_ref_module: work@aes_reg_status (u_reg_status_key_init), line:17:6, endln:17:27
      |vpiName:we_i
      |vpiHighConn:
      \_operation: , line:18:14, endln:18:46
        |vpiParent:
        \_port: (we_i), line:18:7, endln:18:48
        |vpiOpType:33
        |vpiOperand:
        \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
          |vpiParent:
          \_operation: , line:18:14, endln:18:46
          |vpiName:key_init_we
          |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
          |vpiIndex:
          \_constant: , line:18:27, endln:18:28
            |vpiParent:
            \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:43, endln:18:44
          |vpiParent:
          \_operation: , line:18:14, endln:18:46
          |vpiName:key_init_we
          |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
          |vpiIndex:
          \_constant: , line:18:43, endln:18:44
            |vpiParent:
            \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:43, endln:18:44
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
|uhdmallModules:
\_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@toto
  |vpiParameter:
  \_parameter: (work@toto.a), line:27:14, endln:27:15
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@toto.a)
      |vpiParent:
      \_parameter: (work@toto.a), line:27:14, endln:27:15
      |vpiFullName:work@toto.a
      |vpiActual:
      \_int_typespec: , line:27:2, endln:27:52
    |vpiName:a
    |vpiFullName:work@toto.a
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:52
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |vpiRhs:
    \_constant: , line:27:18, endln:27:52
      |vpiParent:
      \_param_assign: , line:27:14, endln:27:52
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@toto)
        |vpiParent:
        \_constant: , line:27:18, endln:27:52
        |vpiFullName:work@toto
        |vpiActual:
        \_int_typespec: , line:27:2, endln:27:52
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@toto.a), line:27:14, endln:27:15
  |vpiDefName:work@toto
  |vpiNet:
  \_logic_net: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@toto.fcoe_reserved_before_sof)
      |vpiParent:
      \_logic_net: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
      |vpiFullName:work@toto.fcoe_reserved_before_sof
      |vpiActual:
      \_bit_typespec: , line:25:2, endln:25:32
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@toto.fcoe_reserved_before_sof
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@top.fcoe_reserved_before_sof)
      |vpiParent:
      \_array_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
      |vpiFullName:work@top.fcoe_reserved_before_sof
      |vpiActual:
      \_array_typespec: 
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@top.fcoe_reserved_before_sof
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiReg:
    \_bit_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
      |vpiParent:
      \_array_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
      |vpiTypespec:
      \_ref_typespec: (work@top.fcoe_reserved_before_sof)
        |vpiParent:
        \_bit_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
        |vpiFullName:work@top.fcoe_reserved_before_sof
        |vpiActual:
        \_bit_typespec: , line:11:4, endln:11:7
      |vpiFullName:work@top.fcoe_reserved_before_sof
  |vpiVariables:
  \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.key_init_we)
      |vpiParent:
      \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
      |vpiFullName:work@top.key_init_we
      |vpiActual:
      \_array_typespec: 
    |vpiName:key_init_we
    |vpiFullName:work@top.key_init_we
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:13:29, endln:13:30
      |vpiParent:
      \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:13:29, endln:13:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:13:29, endln:13:30
        |vpiParent:
        \_range: , line:13:29, endln:13:30
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:13:29, endln:13:30
          |vpiParent:
          \_operation: , line:13:29, endln:13:30
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.key_init_we), line:13:16, endln:13:27
      |vpiParent:
      \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
      |vpiTypespec:
      \_ref_typespec: (work@top.key_init_we)
        |vpiParent:
        \_logic_var: (work@top.key_init_we), line:13:16, endln:13:27
        |vpiFullName:work@top.key_init_we
        |vpiActual:
        \_logic_typespec: , line:13:4, endln:13:15
      |vpiFullName:work@top.key_init_we
      |vpiRange:
      \_range: , line:13:10, endln:13:15
        |vpiParent:
        \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:12
          |vpiParent:
          \_range: , line:13:10, endln:13:15
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:13, endln:13:14
          |vpiParent:
          \_range: , line:13:10, endln:13:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiName:u_reg_status_key_init
    |vpiFullName:work@top.u_reg_status_key_init
    |vpiParameter:
    \_parameter: (work@top.u_reg_status_key_init.Width), line:3:18, endln:3:23
      |vpiParent:
      \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.u_reg_status_key_init.Width)
        |vpiParent:
        \_parameter: (work@top.u_reg_status_key_init.Width), line:3:18, endln:3:23
        |vpiFullName:work@top.u_reg_status_key_init.Width
        |vpiActual:
        \_int_typespec: , line:3:14, endln:3:17
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.u_reg_status_key_init.Width
    |vpiParamAssign:
    \_param_assign: , line:3:18, endln:3:27
      |vpiParent:
      \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:26, endln:3:27
        |vpiParent:
        \_param_assign: , line:3:18, endln:3:27
        |vpiDecompile:16
        |vpiSize:32
        |UINT:16
        |vpiTypespec:
        \_ref_typespec: (work@top.u_reg_status_key_init)
          |vpiParent:
          \_constant: , line:3:26, endln:3:27
          |vpiFullName:work@top.u_reg_status_key_init
          |vpiActual:
          \_int_typespec: , line:3:14, endln:3:17
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_reg_status_key_init.Width), line:3:18, endln:3:23
    |vpiDefName:work@aes_reg_status
    |vpiDefFile:${SURELOG_DIR}/tests/BitsArray/dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32
      |vpiParent:
      \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
      |vpiTypespec:
      \_ref_typespec: (work@top.u_reg_status_key_init.we_i)
        |vpiParent:
        \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32
        |vpiFullName:work@top.u_reg_status_key_init.we_i
        |vpiActual:
        \_logic_typespec: , line:5:10, endln:5:27
      |vpiName:we_i
      |vpiFullName:work@top.u_reg_status_key_init.we_i
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:9:1, endln:21:10
    |vpiPort:
    \_port: (we_i), line:5:28, endln:5:32
      |vpiParent:
      \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
      |vpiName:we_i
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:18:14, endln:18:46
        |vpiParent:
        \_port: (we_i), line:5:28, endln:5:32
        |vpiOpType:33
        |vpiOperand:
        \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
          |vpiParent:
          \_operation: , line:18:14, endln:18:46
          |vpiName:key_init_we
          |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
          |vpiActual:
          \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
          |vpiIndex:
          \_constant: , line:18:27, endln:18:28
            |vpiParent:
            \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:43, endln:18:44
          |vpiParent:
          \_operation: , line:18:14, endln:18:46
          |vpiName:key_init_we
          |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
          |vpiActual:
          \_array_var: (work@top.key_init_we), line:13:16, endln:13:27
          |vpiIndex:
          \_constant: , line:18:43, endln:18:44
            |vpiParent:
            \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:43, endln:18:44
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.u_reg_status_key_init.we_i), line:18:8, endln:18:12
        |vpiParent:
        \_port: (we_i), line:5:28, endln:5:32
        |vpiName:we_i
        |vpiFullName:work@top.u_reg_status_key_init.we_i
        |vpiActual:
        \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32
      |vpiTypedef:
      \_ref_typespec: (work@top.u_reg_status_key_init.we_i)
        |vpiParent:
        \_port: (we_i), line:5:28, endln:5:32
        |vpiFullName:work@top.u_reg_status_key_init.we_i
        |vpiActual:
        \_logic_typespec: , line:5:10, endln:5:27
      |vpiInstance:
      \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
|uhdmtopModules:
\_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
  |vpiName:work@toto
  |vpiVariables:
  \_array_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@toto.fcoe_reserved_before_sof)
      |vpiParent:
      \_array_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
      |vpiFullName:work@toto.fcoe_reserved_before_sof
      |vpiActual:
      \_array_typespec: 
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@toto.fcoe_reserved_before_sof
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiReg:
    \_bit_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
      |vpiParent:
      \_array_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
      |vpiTypespec:
      \_ref_typespec: (work@toto.fcoe_reserved_before_sof)
        |vpiParent:
        \_bit_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
        |vpiFullName:work@toto.fcoe_reserved_before_sof
        |vpiActual:
        \_bit_typespec: , line:25:2, endln:25:5
      |vpiFullName:work@toto.fcoe_reserved_before_sof
  |vpiParameter:
  \_parameter: (work@toto.a), line:27:14, endln:27:15
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@toto.a)
      |vpiParent:
      \_parameter: (work@toto.a), line:27:14, endln:27:15
      |vpiFullName:work@toto.a
      |vpiActual:
      \_int_typespec: , line:27:2, endln:27:52
    |vpiName:a
    |vpiFullName:work@toto.a
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:52
    |vpiParent:
    \_module_inst: work@toto (work@toto), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:23:1, endln:30:10
    |vpiRhs:
    \_constant: , line:27:18, endln:27:52
      |vpiParent:
      \_param_assign: , line:27:14, endln:27:52
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@toto)
        |vpiParent:
        \_constant: , line:27:18, endln:27:52
        |vpiFullName:work@toto
        |vpiActual:
        \_int_typespec: , line:27:2, endln:27:52
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@toto.a), line:27:14, endln:27:15
  |vpiDefName:work@toto
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_int_typespec: , line:3:14, endln:3:17
  |vpiParent:
  \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23
  |vpiSigned:1
\_int_typespec: , line:27:2, endln:27:52
\_bit_typespec: , line:11:4, endln:11:7
  |vpiParent:
  \_bit_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32
\_array_typespec: 
\_logic_typespec: , line:13:4, endln:13:15
  |vpiParent:
  \_logic_var: (work@top.key_init_we), line:13:16, endln:13:27
  |vpiRange:
  \_range: , line:13:10, endln:13:15
    |vpiParent:
    \_logic_typespec: , line:13:4, endln:13:15
    |vpiLeftRange:
    \_constant: , line:13:11, endln:13:12
      |vpiParent:
      \_range: , line:13:10, endln:13:15
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:13, endln:13:14
      |vpiParent:
      \_range: , line:13:10, endln:13:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:5:10, endln:5:27
  |vpiRange:
  \_range: , line:5:16, endln:5:27
    |vpiParent:
    \_logic_typespec: , line:5:10, endln:5:27
    |vpiLeftRange:
    \_constant: , line:5:17, endln:5:22
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:25, endln:5:26
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:10, endln:5:27
  |vpiParent:
  \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32
  |vpiRange:
  \_range: , line:5:16, endln:5:27
    |vpiParent:
    \_logic_typespec: , line:5:10, endln:5:27
    |vpiLeftRange:
    \_constant: , line:5:17, endln:5:22
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:25, endln:5:26
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
  |vpiParent:
  \_operation: , line:18:14, endln:18:46
  |vpiName:key_init_we
  |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
  |vpiIndex:
  \_constant: , line:18:27, endln:18:28
\_operation: , line:18:14, endln:18:46
  |vpiParent:
  \_port: (we_i), line:5:28, endln:5:32
  |vpiOpType:33
  |vpiOperand:
  \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:27, endln:18:28
  |vpiOperand:
  \_bit_select: (work@top.u_reg_status_key_init.we_i.key_init_we), line:18:43, endln:18:44
    |vpiParent:
    \_operation: , line:18:14, endln:18:46
    |vpiName:key_init_we
    |vpiFullName:work@top.u_reg_status_key_init.we_i.key_init_we
    |vpiIndex:
    \_constant: , line:18:43, endln:18:44
\_port: (we_i), line:5:28, endln:5:32
  |vpiParent:
  \_module_inst: work@aes_reg_status (work@top.u_reg_status_key_init), file:${SURELOG_DIR}/tests/BitsArray/dut.sv, line:15:4, endln:19:6
  |vpiName:we_i
  |vpiDirection:1
  |vpiHighConn:
  \_operation: , line:18:14, endln:18:46
  |vpiLowConn:
  \_ref_obj: (work@top.u_reg_status_key_init.we_i), line:18:8, endln:18:12
    |vpiParent:
    \_port: (we_i), line:5:28, endln:5:32
    |vpiName:we_i
    |vpiFullName:work@top.u_reg_status_key_init.we_i
    |vpiActual:
    \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32
  |vpiTypedef:
  \_ref_typespec: (work@top.u_reg_status_key_init.we_i)
    |vpiParent:
    \_port: (we_i), line:5:28, endln:5:32
    |vpiFullName:work@top.u_reg_status_key_init.we_i
    |vpiActual:
    \_logic_typespec: , line:5:10, endln:5:27
\_bit_typespec: , line:25:2, endln:25:5
  |vpiParent:
  \_bit_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30
\_array_typespec: 
\_logic_typespec: , line:5:10, endln:5:27
  |vpiRange:
  \_range: , line:5:16, endln:5:27
    |vpiParent:
    \_logic_typespec: , line:5:10, endln:5:27
    |vpiLeftRange:
    \_operation: , line:5:17, endln:5:24
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (Width), line:5:17, endln:5:22
        |vpiParent:
        \_operation: , line:5:17, endln:5:24
        |vpiName:Width
      |vpiOperand:
      \_constant: , line:5:23, endln:5:24
        |vpiParent:
        \_operation: , line:5:17, endln:5:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:25, endln:5:26
      |vpiParent:
      \_range: , line:5:16, endln:5:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:11:4, endln:11:34
\_logic_typespec: , line:13:4, endln:13:31
  |vpiRange:
  \_range: , line:13:10, endln:13:15
    |vpiParent:
    \_logic_typespec: , line:13:4, endln:13:31
    |vpiLeftRange:
    \_constant: , line:13:11, endln:13:12
      |vpiParent:
      \_range: , line:13:10, endln:13:15
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:13, endln:13:14
      |vpiParent:
      \_range: , line:13:10, endln:13:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:25:2, endln:25:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7
