git clone --depth 1 --no-tags https://github.com/Edilton-Damasceno/Robo_Segue_Muro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777334692
git clone --depth 1 --no-tags https://github.com/alexandrubostan/verilog-image-process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777440829
git clone --depth 1 --no-tags https://github.com/Digital-Blocks-design/adi-hdl-2022_R2_prebuilt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777334241
git clone --depth 1 --no-tags https://github.com/liangyiqiu/uart2rffe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778174544
git clone --depth 1 --no-tags https://github.com/RajkumarBantu/Synopsys-boundary-scan-compiler-BSD-greatest-common-divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778619097
git clone --depth 1 --no-tags https://github.com/Adityav2003/4Bit_LFSR_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778927268
git clone --depth 1 --no-tags https://github.com/alfiero88/tt06-inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778840912
git clone --depth 1 --no-tags https://github.com/poge-st/verilog-sandbox-tang-nano-9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777744125
git clone --depth 1 --no-tags https://github.com/MiddleJo/4-Digit-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779074719
git clone --depth 1 --no-tags https://github.com/thabrantcatie/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779281306
git clone --depth 1 --no-tags https://github.com/GarvitGarg7878/64-Bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779391999
git clone --depth 1 --no-tags https://github.com/youssef869/SPI_SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779373557
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778613274
git clone --depth 1 --no-tags https://github.com/JithendraHS/Traffic-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779853061
git clone --depth 1 --no-tags https://github.com/haphucc/Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779785054
git clone --depth 1 --no-tags https://github.com/PaolaGsb/Generador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780222529
git clone --depth 1 --no-tags https://github.com/duanjiulon/NAX_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780687287
git clone --depth 1 --no-tags https://github.com/Olegshipu95/Functional-circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779630038
git clone --depth 1 --no-tags https://github.com/wmk7fe/tt06-i2c-serv-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780235826
git clone --depth 1 --no-tags https://github.com/8307820421/UART-Universal-Asynchronous-Receiver-Transmitter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780552995
git clone --depth 1 --no-tags https://github.com/Suman-b/practice-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780507121
git clone --depth 1 --no-tags https://github.com/enginewares/test_efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780923334
git clone --depth 1 --no-tags https://github.com/Anthonyy232/Connect4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780257045
git clone --depth 1 --no-tags https://github.com/Chipdesignerpraful/RTL-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781691234
git clone --depth 1 --no-tags https://github.com/cememirsenyurt/VerilogCoreDesignsSeries1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781724541
git clone --depth 1 --no-tags https://github.com/zacyangs/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781872951
git clone --depth 1 --no-tags https://github.com/gyurco/SMS-Nuked.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779785362
git clone --depth 1 --no-tags https://github.com/ThisAster/schema-lab-2-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782255113
git clone --depth 1 --no-tags https://github.com/ZHAODONG-LYU/SomeOpenDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782081448
git clone --depth 1 --no-tags https://github.com/atatrkz/blg222e-corg-2024-spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781996425
git clone --depth 1 --no-tags https://github.com/mihir-gonsalves/Single-Cycle-Datapath-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782313662
git clone --depth 1 --no-tags https://github.com/McanKul/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783004374
git clone --depth 1 --no-tags https://github.com/itu-itis22-dalci22/ITU-Comporg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782919511
git clone --depth 1 --no-tags https://github.com/ziahmedshah/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782627887
git clone --depth 1 --no-tags https://github.com/LS-zdw/FPGA_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780708382
git clone --depth 1 --no-tags https://github.com/charkty/EE2026-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783153313
git clone --depth 1 --no-tags https://github.com/SteveYaoLin/David.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783331186
git clone --depth 1 --no-tags https://github.com/fengren123/fzx_wujian100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783533378
git clone --depth 1 --no-tags https://github.com/josveji/Automatic-Parking-Access-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783433044
git clone --depth 1 --no-tags https://github.com/kir486680/tt6_neurocore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781706306
git clone --depth 1 --no-tags https://github.com/Bismark-bugger/Design-and-implementation-of-SNN-based-hardware-acceleration-for-handwritten-digit-recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783767521
git clone --depth 1 --no-tags https://github.com/clique2015/efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783635988
git clone --depth 1 --no-tags https://github.com/GDBNPIO/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784204102
git clone --depth 1 --no-tags https://github.com/OmarNourEldinMohamed/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784345515
git clone --depth 1 --no-tags https://github.com/PhamTuann/a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784080306
git clone --depth 1 --no-tags https://github.com/kaiji123/fpga-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784478897
git clone --depth 1 --no-tags https://github.com/AIUVD/AES-sproofing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784610649
git clone --depth 1 --no-tags https://github.com/rong1002/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783690611
git clone --depth 1 --no-tags https://github.com/nonononoka/cpu-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779315160
git clone --depth 1 --no-tags https://github.com/SaulLSSG/prueba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784944144
git clone --depth 1 --no-tags https://github.com/Madeshwar01/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779548047
git clone --depth 1 --no-tags https://github.com/eslamwageh/AES-encryption-and-decryption-with-SPI-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785209347
git clone --depth 1 --no-tags https://github.com/ArminChiu/2024-spring-CCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785156069
git clone --depth 1 --no-tags https://github.com/Qyt0109/Verilog-8-Band-Audio-Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779581347
git clone --depth 1 --no-tags https://github.com/gchebanov/carry_propagation_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783522524
git clone --depth 1 --no-tags https://github.com/nguyendaithien/HAWEI_CONTEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780490924
git clone --depth 1 --no-tags https://github.com/silicon-efabless/tt06-silicon-tinytapeout-lm07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779250864
git clone --depth 1 --no-tags https://github.com/matthewdelorenzo/creativeval_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785818907
git clone --depth 1 --no-tags https://github.com/Gadiel99/RISCV_Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782791121
git clone --depth 1 --no-tags https://github.com/wongmatthew73/tt06-mw-pmic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782097462
git clone --depth 1 --no-tags https://github.com/Shaan106/Boids_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777988950
git clone --depth 1 --no-tags https://github.com/vicmcantes/decodificador-binario-a-7-segmentos-hexadecimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779467662
git clone --depth 1 --no-tags https://github.com/tola515/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777496252
git clone --depth 1 --no-tags https://github.com/TWlucifer/verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778057718
git clone --depth 1 --no-tags https://github.com/krish-shahh/ec311lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778384750
git clone --depth 1 --no-tags https://github.com/qinhant/Jasper_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778333632
git clone --depth 1 --no-tags https://github.com/KatyaKobari/Simple-microprocessor--Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779053106
git clone --depth 1 --no-tags https://github.com/tvcuong98/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779092462
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779038958
git clone --depth 1 --no-tags https://github.com/samatahkiran/axi_fifo_ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779227194
git clone --depth 1 --no-tags https://github.com/Shawn531/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779245722
git clone --depth 1 --no-tags https://github.com/datbui091023/digital_clk_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779401486
git clone --depth 1 --no-tags https://github.com/vincentzhang6130/Packet-Router-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778717597
git clone --depth 1 --no-tags https://github.com/cgrimberg/mips-ooo-vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779866031
git clone --depth 1 --no-tags https://github.com/AhmedHossam23/MyProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780086838
git clone --depth 1 --no-tags https://github.com/Shreyanshpriye/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780582102
git clone --depth 1 --no-tags https://github.com/NitheshKumar-B/EXP-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780433795
git clone --depth 1 --no-tags https://github.com/nilgunuzun/MultiCycleComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780911864
git clone --depth 1 --no-tags https://github.com/ZaputriaevaES/DIV_3_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780139489
git clone --depth 1 --no-tags https://github.com/nidanurefe/Corg-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781196281
git clone --depth 1 --no-tags https://github.com/couchand/tt06-chacha-qr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782117237
git clone --depth 1 --no-tags https://github.com/adab44/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782498478
git clone --depth 1 --no-tags https://github.com/nguyendaithien/CNN_3x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782870675
git clone --depth 1 --no-tags https://github.com/sungsungwu/ASoC_Lab2-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783129666
git clone --depth 1 --no-tags https://github.com/beaprog/tt06-test01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783374134
git clone --depth 1 --no-tags https://github.com/arudzki/dac_mcp4725.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781281222
git clone --depth 1 --no-tags https://github.com/YusufHosny/FastArithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784023667
git clone --depth 1 --no-tags https://github.com/Jonathan684/caravan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780584488
git clone --depth 1 --no-tags https://github.com/ali-zeinolabedin/W_ICONS_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779327282
git clone --depth 1 --no-tags https://github.com/egger-meow/computerOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785368941
git clone --depth 1 --no-tags https://github.com/JJMMTT/Digital-Logic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779621396
git clone --depth 1 --no-tags https://github.com/KatieNBurrows/MastersProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779736289
git clone --depth 1 --no-tags https://github.com/HarshBakadia/ECE460MLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785555153
git clone --depth 1 --no-tags https://github.com/cwj1024/DDR_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785629921
git clone --depth 1 --no-tags https://github.com/ManasiMasali/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778100412
git clone --depth 1 --no-tags https://github.com/lakshmi-ummidi/UART_Protocol_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784284948
