Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e27e070cd1744268bb2a51ec835b3fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_1_wrapper_func_impl xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_1design_1_clk...
Compiling module xil_defaultlib.design_1_clk_wiz_0_1
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.design_1_top_mine_0_0_generator
Compiling module xil_defaultlib.design_1_top_mine_0_0_serializer
Compiling module xil_defaultlib.design_1_top_mine_0_0_serializer...
Compiling module xil_defaultlib.design_1_top_mine_0_0_serializer...
Compiling module xil_defaultlib.design_1_top_mine_0_0_tmds_encod...
Compiling module xil_defaultlib.design_1_top_mine_0_0_tmds_encod...
Compiling module xil_defaultlib.design_1_top_mine_0_0_tmds_encod...
Compiling module xil_defaultlib.design_1_top_mine_0_0_top_mine
Compiling module xil_defaultlib.design_1_top_mine_0_0
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_func_impl
